|
|
 |
Toshiba America Electronic
|
Part No. |
TC59YM916BKG24A
|
OCR Text |
...nal of a differential pair. a transaction is a collection of packets needed to complete a memory access. a packet is a set of bit windows on the signals of a bus. there are two bu ses that carry packets: the rq bus and dq bus. each pack... |
Description |
512-megabit XDRTM DRAM The Rambus XDRTM DRAM device
|
File Size |
1,426.32K /
76 Page |
View
it Online |
Download Datasheet
|
|
|
 |
QUICKLOGIC CORP
|
Part No. |
QL5130-33APQ208C
|
OCR Text |
...write transactions (132 mbps). transaction control is available via the user interface as retries, wait-states, or premature transaction termination may be induced if necessary. the pci configuration registers are implemented in the pro... |
Description |
PCI BUS CONTROLLER, PQFP208
|
File Size |
223.64K /
26 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|