| |
|
 |
Exar, Corp.
|
| Part No. |
XRT86SH221
|
| OCR Text |
...xar.com preliminary xrt86sh221 sdh-to-pdh framer/mapper with integrated 21-channel e1 sh liu may 2007 rev. p1.0.5 general description the xrt86sh221 (voyager-lite) is a physical layer sdh to pdh mapper/demapper which enables e... |
| Description |
Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
|
| File Size |
2,437.89K /
353 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
http://
|
| Part No. |
DS33M30 DS33M30N DS33M31 DS33M31N DS33M33 DS33M33N
|
| OCR Text |
...31/ds33m33 ethernet over sonet/sdh mapper ________________________ g eneral description the ds33m30 family of products provides a compact ...to three virtually concatenated ds3/e3 tributaries. the supported frame encapsulations include gfp... |
| Description |
Ethernet Over SONET/SDH Mapper
|
| File Size |
323.58K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
Micro Commercial Components, Corp.
|
| Part No. |
GD16367B-52BA GD16368B-52BA
|
| OCR Text |
sdh stm-1/ sonet oc-3 and pdh e4 systems, where electrical cmi coded interface is needed. the chip set is designed to take care of all processing above 78 mhz in an stm-1/oc-3/e4 interface, accommodat - ing both electrical (cmi) and optical... |
| Description |
ATM Multiplexer
ATM/SONET Demultiplexer ATM SONET的多路解复用
|
| File Size |
120.18K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Lineage Power
|
| Part No. |
TSWC01622
|
| OCR Text |
sdh/pdh/atm clock synthesizer and protection switch features n fully-integrated clock synthesis n clock or sync protection switching n fast,...to an 8 khz input clock/sync n locks to backup reference clock if both working and protection refe... |
| Description |
SONET/SDH/PDH/ATM Clock Synthesizer and Protection Switch(SONET/SDH/PDH/ATM 时钟合成器和保护开
|
| File Size |
136.54K /
2 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
Integrated Circuit Syst...
|
| Part No. |
IDT82P33731
|
| OCR Text |
...and itu-t g.813 compliant sonet/sdh clocks ? dpll2 performs rate conversions fo r synchronization interfaces or for other general purpose ti...to 20 mhz) for: 10gbase-r, 10gbase-w and 40gbase-r ? apll1 and apll2 generate clocks with jitter < ... |
| Description |
Synchronous Equipment Timing Source for 10G-40G Synchronous Ethernet
Composite clock inputs
|
| File Size |
193.37K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
