| |
|
 |
Renesas Electronics Corporation |
| Part No. |
KAD5612P-21Q72
|
| Description |
$ Programmable gain, offset and skew control $ 1.3GHz analog input bandwidth $ 60fs clock jitter $ Over-range indicator $ Selectable clock divider: ÷1, ÷2 or ÷4 $ Clock phase selection $ Nap and sleep modes $ Two’s complement, gray code or binary data format $ DDR LVDS-compatible or LVCMOS outputs $ Programmable built-in test patterns $ Single-supply 1.8V operation $ Pb-free (RoHS compliant)<br/><br/> <b>Key Specifications</b><br/> $ SNR = 66.0dBFS for f<sub>IN</sub> = 105MHz (-1dBFS) $ SFDR = 86.0dBc for f<sub>IN</sub> = 105MHz (-1dBFS) $ Power consumption $$ 429mW at 250MSPS $$ 342mW at 125MSPS
|
| Tech specs |
|
|
|
Official Product Page
|
|
|
| |
|
|
Renesas Electronics Corporation |
| Part No. |
KAD5612P-12Q72
|
| Description |
$ Programmable gain, offset and skew control $ 1.3GHz analog input bandwidth $ 60fs clock jitter $ Over-range indicator $ Selectable clock divider: ÷1, ÷2 or ÷4 $ Clock phase selection $ Nap and sleep modes $ Two’s complement, gray code or binary data format $ DDR LVDS-compatible or LVCMOS outputs $ Programmable built-in test patterns $ Single-supply 1.8V operation $ Pb-free (RoHS compliant)<br/><br/> <b>Key Specifications</b><br/> $ SNR = 66.0dBFS for f<sub>IN</sub> = 105MHz (-1dBFS) $ SFDR = 86.0dBc for f<sub>IN</sub> = 105MHz (-1dBFS) $ Power consumption $$ 429mW at 250MSPS $$ 342mW at 125MSPS
|
| Tech specs |
|
|
|
Official Product Page
|
| |
|
|
Renesas Electronics Corporation |
| Part No. |
KAD5612P-17Q72
|
| Description |
$ Programmable gain, offset and skew control $ 1.3GHz analog input bandwidth $ 60fs clock jitter $ Over-range indicator $ Selectable clock divider: ÷1, ÷2 or ÷4 $ Clock phase selection $ Nap and sleep modes $ Two’s complement, gray code or binary data format $ DDR LVDS-compatible or LVCMOS outputs $ Programmable built-in test patterns $ Single-supply 1.8V operation $ Pb-free (RoHS compliant)<br/><br/> <b>Key Specifications</b><br/> $ SNR = 66.0dBFS for f<sub>IN</sub> = 105MHz (-1dBFS) $ SFDR = 86.0dBc for f<sub>IN</sub> = 105MHz (-1dBFS) $ Power consumption $$ 429mW at 250MSPS $$ 342mW at 125MSPS
|
| Tech specs |
|
|
|
Official Product Page
|
| |
|
|
Renesas Electronics Corporation |
| Part No. |
KAD5612P-25Q72
|
| Description |
$ Programmable gain, offset and skew control $ 1.3GHz analog input bandwidth $ 60fs clock jitter $ Over-range indicator $ Selectable clock divider: ÷1, ÷2 or ÷4 $ Clock phase selection $ Nap and sleep modes $ Two’s complement, gray code or binary data format $ DDR LVDS-compatible or LVCMOS outputs $ Programmable built-in test patterns $ Single-supply 1.8V operation $ Pb-free (RoHS compliant)<br/><br/> <b>Key Specifications</b><br/> $ SNR = 66.0dBFS for f<sub>IN</sub> = 105MHz (-1dBFS) $ SFDR = 86.0dBc for f<sub>IN</sub> = 105MHz (-1dBFS) $ Power consumption $$ 429mW at 250MSPS $$ 342mW at 125MSPS
|
| Tech specs |
|
|
|
Official Product Page
|
|
Bom2Buy.com
Price and Availability
cctc-hfpcb.com
|
|
|
JITONG
TECHNOLOGY
(CHINA HK & SZ)
Datasheet.hk's Sponsor |
| Part: KAD5612P-12Q72 |
| Maker: Intersil |
| Pack: ETC |
| Stock: Reserved |
| Unit price
for : |
|
50: $0.00 |
|
100: $0.00 |
| 1000:
$0.00 |
|
Email: oulindz@gmail.com |
|
Contact us |
|
|
View
it Online
Download Datasheet
