| |
|
 |
Philips
|
| Part No. |
BC847FSERIES BC847F_SERIES_4
|
| OCR Text |
...PN general purpose transistors
graphical INFORMATION BC847AF
MGT723
BC847F series
handbook, halfpage
400
handbook, halfpage V
hFE
(1)
1200 BE (mV) 1000
MGT724
300 800
(1)
(2)
200
(2)
600
(3)
(3)... |
| Description |
NPN general purpose transistors
From old datasheet system
|
| File Size |
70.63K /
12 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Keysight Technologies
|
| Part No. |
M3601A M3602A
|
| OCR Text |
...ntation or hvi technology), and graphical fpga programming technology. features 1 gs/s, 14 bits, 2/4 ch, 400 mhz bw (800 mhz iq) embedded advanced arbitrary waveform generators (awgs) C advanced triggering and marking (up to 8 reconfigur... |
| Description |
PXIe Arbitrary Waveform Generator with Optional Real-Time Sequencing
|
| File Size |
1,180.83K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5232
|
| OCR Text |
...ols. The figure below shows the graphical interface used to create these FIFOs. FIFOs may be designed up to 256 deep. With 22 RAM cells available in the QL5232, that allows for up to 11 FIFOs at 64 deep (36 wide), 5 FIFOs at 128 deep (36 wi... |
| Description |
33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
|
| File Size |
550.30K /
18 Page |
View
it Online |
Download Datasheet |
| |
|
|
FAIRCHILD SEMICONDUCTOR CORP
FAIRCHILD[Fairchild Semiconductor]
|
| Part No. |
MSQC4911C MSQC4111C MSQC4411C
|
| OCR Text |
...ency MSQC4911C Green MSQC4411C
graphical DATA Bright Red (TA = 25C, unless otherwise specified)
50 FORWARD CURRENT IF = mA 40 30 20 10 0 1.2 RELATIVE OUTPUT - % 120 100 80 60 40 20 0 600
1.6
2.0
2.4
2.8
640
680
720
... |
| Description |
0.4 inch (10.2mm) 4 Digit CLOCK STICK DISPLAY
|
| File Size |
373.43K /
7 Page |
View
it Online |
Download Datasheet |
| |
|
|
Cypress
|
| Part No. |
CY3112J 3110
|
| OCR Text |
...(RTL) -- Aldec Active-HDLTM FSM graphical Finite State Machine editor (PC only) -- Designs can include multiple Verilog entry methods in a single design * State-of-the-art optimizations and reduction algorithms including: -- Automatic selec... |
| Description |
Warp2 Verilog Development System for CPLDs DESIGN ENTRY COMPILATION VERFICA TION
From old datasheet system
|
| File Size |
94.00K /
5 Page |
View
it Online |
Download Datasheet |
| |
|
|
Keysight Technologies
|
| Part No. |
W1320BP
|
| OCR Text |
...ated, easy-to-use windows-based graphical user environment for hierarchical design creation and management; available in six major languages worldwide C scripting from visual basic, c++, vbscript or jscript for automation of genesys to... |
| Description |
Genesys
|
| File Size |
1,697.97K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
quicklogic
|
| Part No. |
QL5032
|
| OCR Text |
...ols. The figure below shows the graphical interface used to create these FIFOs. FIFOs may be designed up to 256 deep. With 14 RAM cells available in the QL5032, that allows for up to 7 FIFOs at 64 deep (36 wide), 3 FIFOs at 128 deep (36 wid... |
| Description |
33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and dual Port SRAM
|
| File Size |
498.14K /
17 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
