|
|
|
IDT
|
Part No. |
IDT71V35761 IDT71V35781
|
OCR Text |
...y
A0-A17 CE CS0, CS1 OE GW BWE BW1, BW2, BW3, BW4(1) CLK ADV ADSC ADSP LBO ZZ I/O0-I/O31, I/OP1-I/OP4 VDD, VDDQ VSS Address Inputs Chip Enable Chip Selects Output Enable Global Write Enable Byte Write Enable Individual Byte Write Selects C... |
Description |
128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
|
File Size |
513.67K /
23 Page |
View
it Online |
Download Datasheet |
|
|
|
IDT
|
Part No. |
IDT71V3576 IDT71V3578
|
OCR Text |
...y
A0-A17 CE CS0, CS1 OE GW BWE BW1, BW2, BW3, BW4(1) CLK ADV ADSC ADSP LBO ZZ I/O0-I/O31, I/OP1-I/OP4 VDD, VDDQ VSS Address Inputs Chip Enable Chip Selects Output Enable Global Write Enable Byte Write Enable Individual Byte Write Selects C... |
Description |
128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect
|
File Size |
511.74K /
23 Page |
View
it Online |
Download Datasheet |
|
|
|
ICSI
|
Part No. |
IS61LV6464
|
OCR Text |
...individual bytes to be written. BW1 controls I/O1-I/O8, BW2 controls I/O9-I/O16, BW3 controls I/O17-I/O24, BW4 controls I/O25-I/O32, BW5 con...1
IS61LV6464
BLOCK DIAGRAM
MODE Q0 A0'
CLK
CLK
A0
BINARY COUNTER
ADV ADSC ADSP C... |
Description |
SYNCHRONOUS STATIC RAM, Pipelined Synchronous SRAM
|
File Size |
483.91K /
18 Page |
View
it Online |
Download Datasheet |
|
|
|
IDT
|
Part No. |
IDT71V2548SA IDT71V2548S IDT71V2546SA IDT71V2546S
|
OCR Text |
... linear) Individual byte write (BW1 - BW4) control (May tie active) Three chip enables for simple depth expansion 3.3V power supply (5%), 2....1 complaint) Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid a... |
Description |
128K x 36, 256K x 18 3.3V Synchronous ZBT? SRAMs 2.5V I/O, Burst Counter Pipelined Outputs
|
File Size |
509.61K /
28 Page |
View
it Online |
Download Datasheet |
|
|
|
IDT
|
Part No. |
IDT71V25761 IDT71V25781
|
OCR Text |
...y
A0-A17 CE CS0, CS1 OE GW BWE BW1, BW2, BW3, BW4 CLK ADV ADSC ADSP LBO ZZ I/O0-I/O31, I/OP1-I/OP4 VDD, VDDQ VSS
(1)
Address Inputs Chip Enable Chip Selects Output Enable Global Write Enable Byte Write Enable Individual Byte Write Sele... |
Description |
128K X 36, 256K X 18 3.3V Synchronous SRAMs 2.5V I/O,Pipelined Outputs,Burst Counter, Single Cycle Deselect
|
File Size |
511.24K /
23 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|