| Description | 
						18-Mbit (512K x 36/1M x 18) Flow-Through SRAM;  Architecture:  Standard Sync, Flow-through;  Density:  18 Mb;  Organization:  512Kb x 36;  Vcc (V):  3.1 to 3.6 V 36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture;  Architecture:  QDR-II, 4 Word Burst;  Density:  36 Mb;  Organization:  2Mb x 18;  Vcc (V):  1.7 to 1.9 V 36-Mbit DDR-II SRAM 2-Word Burst Architecture;  Architecture:  DDR-II CIO, 2 Word Burst;  Density:  36 Mb;  Organization:  1Mb x 36;  Vcc (V):  1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture;  Architecture:  NoBL, Pipeline;  Density:  36 Mb;  Organization:  1Mb x 36;  Vcc (V):  2.4 to 2.6 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture;  Architecture:  NoBL, Pipeline;  Density:  72 Mb;  Organization:  2Mb x 36;  Vcc (V):  3.1 to 3.6 V 18-Mbit (512K x 36/1M x 18) Pipelined SRAM;  Architecture:  Standard Sync, Pipeline SCD;  Density:  18 Mb;  Organization:  1Mb x 18;  Vcc (V):  3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture;  Architecture:  NoBL, Pipeline;  Density:  36 Mb;  Organization:  1Mb x 36;  Vcc (V):  3.1 to 3.6 V 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture;  Architecture:  QDR-II, 2 Word Burst;  Density:  72 Mb;  Organization:  2Mb x 36;  Vcc (V):  1.7 to 1.9 V 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM;  Architecture:  Standard Sync, Flow-through;  Density:  18 Mb;  Organization:  1Mb x 18;  Vcc (V):  3.1 to 3.6 V 36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture;  Architecture:  QDR-II, 2 Word Burst;  Density:  36 Mb;  Organization:  1Mb x 36;  Vcc (V):  1.7 to 1.9 V 36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL(TM) Architecture;  Architecture:  NoBL, Flow-through;  Density:  36 Mb;  Organization:  1Mb x 36;  Vcc (V):  3.1 to 3.6 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture;  Architecture:  NoBL, Pipeline;  Density:  72 Mb;  Organization:  1Mb x 72;  Vcc (V):  2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture;  Architecture:  QDR-II, 2 Word Burst;  Density:  72 Mb;  Organization:  4Mb x 18;  Vcc (V):  1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM;  Architecture:  Standard Sync, Pipeline SCD;  Density:  36 Mb;  Organization:  1Mb x 36;  Vcc (V):  3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture;  Architecture:  NoBL, Pipeline;  Density:  36 Mb;  Organization:  2Mb x 18;  Vcc (V):  3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture;  Architecture:  NoBL, Pipeline;  Density:  36 Mb;  Organization:  512Kb x 72;  Vcc (V):  3.1 to 3.6 V 72-Mbit DDR-II SRAM 2-Word Burst Architecture;  Architecture:  DDR-II CIO, 2 Word Burst;  Density:  72 Mb;  Organization:  4Mb x 18;  Vcc (V):  1.7 to 1.9 V Sync SRAM;  Architecture:  QDR-II, 2 Word Burst;  Density:  36 Mb;  Organization:  2Mb x 18;  Vcc (V):  1.7 to 1.9 V 36-Mbit DDR-II SRAM 2-Word Burst Architecture;  Architecture:  DDR-II CIO, 2 Word Burst;  Density:  36 Mb;  Organization:  2Mb x 18;  Vcc (V):  1.7 to 1.9 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture;  Architecture:  NoBL, Pipeline;  Density:  72 Mb;  Organization:  2Mb x 36;  Vcc (V):  2.4 to 2.6 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture;  Architecture:  NoBL, Pipeline;  Density:  72 Mb;  Organization:  4Mb x 18;  Vcc (V):  2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture;  Architecture:  QDR-II, 4 Word Burst;  Density:  72 Mb;  Organization:  4Mb x 18;  Vcc (V):  1.7 to 1.9 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture;  Architecture:  NoBL, Pipeline;  Density:  72 Mb;  Organization:  1Mb x 72;  Vcc (V):  3.1 to 3.6 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM;  Architecture:  Standard Sync, Pipeline SCD;  Density:  72 Mb;  Organization:  2Mb x 36;  Vcc (V):  2.4 to 2.6 V 72-Mbit QDR(TM)-II  SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency);  Architecture:  QDR-II , 4 Word Burst;  Density:  72 Mb;  Organization:  4Mb x 18;  Vcc (V):  1.7 to 1.9 V 72-Mbit DDR-II  SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency);  Architecture:  DDR-II  CIO, 2 Word Burst;  Density:  72 Mb;  Organization:  2Mb x 36;  Vcc (V):  1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机 72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机 Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 72-Mbit DDR-II SRAM 2-Word Burst Architecture;  Architecture:  DDR-II CIO, 2 Word Burst;  Density:  72 Mb;  Organization:  2Mb x 36;  Vcc (V):  1.7 to 1.9 V 36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture;  Architecture:  QDR-II, 2 Word Burst;  Density:  36 Mb;  Organization:  2Mb x 18;  Vcc (V):  1.7 to 1.9 V
 
  |