|
|
|
SIEMENS AG SIEMENS[Siemens Semiconductor Group]
|
Part No. |
HYS72V4120GU-10 HYS64V4120GU HYS64V4120GU-10
|
OCR Text |
...cations 2 bank 4M x 64, 4M x 72 organisation Optimized for byte-write non-parity or ECC applications Fully PC66 layout compatible JEDEC standard Synchronous DRAMs (SDRAM) Performance:
-10 fCK tAC Max. Clock frequency Max. access time from ... |
Description |
3.3V 4M x 64-Bit 2 BANK SDRAM Module 3.3V 4M x 72-Bit 2 BANK SDRAM Module
|
File Size |
71.97K /
11 Page |
View
it Online |
Download Datasheet |
|
|
|
STMicro
|
Part No. |
M29F400B M29F400T 5127
|
OCR Text |
...d programmers. The array matrix organisation allows each block to be erased and reprogrammed without affecting other blocks. Blocks can be protected against programing and erase on programming equipment, and temporarily unprotected to make ... |
Description |
4 Mbit (512Kb x8 or 256Kb x16, Boot Block)Single Supply Flash Memory From old datasheet system
|
File Size |
228.90K /
34 Page |
View
it Online |
Download Datasheet |
|
|
|
Siemens Semiconductor G... Infineon SIEMENS[Siemens Semiconductor Group] SIEMENS AG
|
Part No. |
HYM72V2005GU-60 HYM72V2005GU-50 HYM64V2005GU-60 HYM64V2005GU-50 Q67100-Q2183 Q67100-Q2180 Q67100-Q2181 Q67100-Q2182
|
OCR Text |
...cations 1 bank 2M x 64, 2M x 72 organisation Optimized for byte-write non-parity or ECC applications Extended Data Out (EDO) Performance:
-50 tRAC tCAC tAA tRC tHPC RAS Access Time CAS Access Time Access Time from Address Cycle Time EDO Mo... |
Description |
3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module 2M x 72 Bit ECC DRAM Module unbuffered 2M x 64 Bit DRAM Module unbuffered 3.3V 2M x 64-Bit EDO-DRAM Module 3.3V 2M x 72-Bit EDO-DRAM Module 2M X 72 EDO DRAM MODULE, 60 ns, DMA168
|
File Size |
78.73K /
14 Page |
View
it Online |
Download Datasheet |
|
|
|
Siemens Semiconductor G... SIEMENS[Siemens Semiconductor Group] Infineon SIEMENS AG
|
Part No. |
HYS72V2100GCU-10 HYS64V2100GCU-10 HYS72V2100GU-10 HYS64V2100GU-10 HYS64V2100G
|
OCR Text |
...cations 1 bank 2M x 64, 2M x 72 organisation Optimized for byte-write non-parity or ECC applications Fully PC66 layout compatible JEDEC standard Synchronous DRAMs (SDRAM) Performance:
-10 fCK tAC Max. Clock frequency Max. access time from ... |
Description |
3.3V 2M x 64-Bit SDRAM Module 3.3V 2M x 72-Bit SDRAM Module
|
File Size |
74.58K /
12 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|