Part Number Hot Search : 
LC7442E HD74H LC7442E P9630 OZ9972 LC7442E MC14022B K3500GAE
Product Description
Full Text Search
 

To Download QPP-004 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  xemod reserves the right to make changes to this specification without further notice. before the product described here is written into specifications or used in critical applications, the performance characteristi cs should be verified by contacting xemod. xemod quikpac data www.xemod.com rev. c (1 - 30 - 02) page 1 of 2 qpp - 004 qpp - 004 60w, 925 - 960mhz quikpac module data class ab power stage general description: the qpp - 004 quikpac? rf power module is an impedance matched class ab amplifier stage designed for use in the driver or output stages of linear rf power amplifiers for cellular base stations. the power transistor is fabricated using xemod?s advanced design ldmos process. the gate terminal is connected directly to the control voltage pin, allowing direct control of the bias. the user must supply the proper value of v g s to set the desired quiescent current. features: single polarity operation matched for 50 w rf interfaces xemos fet technology stable performance quikpac system compatible quikclip or flange mounting standard operating conditions parameter symbol min nom max units frequency range f 925 960 mhz supply (drain) voltage v d 26.0 28.0 32.0 vd c bias (gate) voltage v g 3.5 vdc bias (gate) current, average i g 2.0 ma rf source & load impedance w 50 ohms load impedance for stable operation (all phases) vswr 10:1 operating baseplate temperature t op - 20 +90 oc output device ther mal resistance, channel to baseplate q jc 1.1 oc/w maximum ratings parameter symbol value units supply (drain) voltage v dd 35 vdc control (gate) voltage, v dd = 0 vdc v g 15 vdc input rf power p in 5 w load impedance for continuous operation without damage vswr 5 output device channel temperature 200 oc lead temperature during reflow soldering +210 oc storage temperature t stg - 40 to +100 oc performance at 28vdc & 25oc parameter symbol min nom max units supply (drain) voltage v d1,2 27.8 28 .0 28.2 vdc quiescent current (total) i dq 540 600 660 ma power output at 1 db compression (single tone) p - 1 60 70 w gain at 60w power output (single tone) g 15.0 16.5 db gain variation over frequency at 60w pep (two tone) d g 0.4 0.5 db input return loss (50 w ref) at 60w pep (two tone) irl 11.0 17.5 db drain efficiency at 60w p out (single tone) h 40 45 % drain efficiency at 60w pep (two tone) h 30 32 % 3 rd order imd product (2 tone at 60w pep;1 mhz spacing) - 3 1 - 27 dbc
xemod quikpac data www.xemod.com rev. c (1 - 30 - 02) page 2 of 2 qpp - 004 performance at 28vdc & 25oc (continued) parameter symbol min nom max units imd variation ? 100 khz to 25 mhz tone spacing 1.0 2.0 db 2 nd harmonic at 60w p out (single tone) - 35 dbc 3 rd harmonic at 60w p out (single tone) - 55 dbc el ectrical delay t d 3.6 ns transmission phase flatness 0.5 degrees notes: this quikpac module requires an externally supplied gate voltage (v gs ) on each gate lead (pins 1 and 5) to set the operating point (quiescent current - i dq ) of the power transistors. v gs may be safely set to any voltage in the range listed in the table. this permits a wide range of quiescent current to be used. since the operating characteristics of the module will vary as i dq changes, the bias setting will depend on the application. the data provided in the performance section of this data sheet was obtained with i dq set to a value within the range listed (a nominal value 10%) . this particular value was chosen to optimize gain, imd performance, and efficiency simultaneously. gate voltage mus t be applied coincident with or after application of the drain voltage to prevent potentially destructive oscillations. bias voltages should never be applied to a module unless it is terminated on both input and output. the v gs corresponding to a specific i dq will vary from module to module and may vary between the two sides of a dual rf module by as much as 0.10 volts. this is due to the normal die - to - die variation in threshold voltage of ldmos transistors. since the gate bias of an ldmos transistor chang es with device temperature, it may be necessary to use a v gs supply with thermal compensation if operation over a wide temperature range is required. internal rf decoupling is included on all bias leads. no additional bypass elements are required, however some applications may require energy storage on the drain leads to accommodate time - varying waveforms. the rf leads are internally protected against dc voltages up to 100v. care should be taken to avoid video transients that may damage the active devices. package styles this model is available in both b1 (h10536) and b1f (h11029) package styles. style b1f is shown for reference. please see the applicable outline drawing for specific dimensions.


▲Up To Search▲   

 
Price & Availability of QPP-004

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X