View TCS3472_8105917.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

taos inc. is now ams ag the technical content of this taos datasheet is still valid. contact information: headquarters: ams ag tobelbaderstrasse 30 8141 unterpremstaetten, austria tel: +43 (0) 3136 500 0 e - mail: ams_sales @ams.com please visit our website at www.ams.com
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 1 the lumenology company copyright 2012, taos inc. www.taosinc.com features red, green, blue (rgb), and clear light sensing with ir blocking filter ? programmable analog gain and integration time ? 3,800,000:1 dynamic range ? very high sensitivity ? ideally suited for operation behind dark glass maskable interrupt ? programmable upper and lower thresholds with persistence filter power management ? low power ? 2.5- a sleep state ? 65- a wait state with programmable wait state time from 2.4 ms to > 7 seconds i 2 c fast mode compatible interface ? data rates up to 400 kbit/s ? input voltage levels compatible with v dd or 1.8 v bus register set and pin compatible with the tcs3x71 series small 2 mm 2.4 mm dual flat no-lead (fn) package applications rgb led backlight control light color temperature measurement ambient light sensing for display backlight control fluid and gas analysis product color verification and sorting end products and market segments tvs, mobile handsets, tablets, computers, and monitors consumer and commercial printing medical and health fitness solid state lighting (ssl) and digital signage industrial automation description the TCS3472 device provides a digital return of red, green, blue (rgb), and clear light sensing values. an ir blocking filter, integrated on-chip and localized to the color sensing photodiodes, minimizes the ir spectral component of the incoming light and allows color measurements to be made accurately. the high sensitivity, wide dynamic range, and ir blocking filter make the TCS3472 an ideal color sensor solution for use under varying lighting conditions and through attenuating materials. the TCS3472 color sensor has a wide range of applications including rgb led backlight control, solid-state lighting, health/fitness products, industrial process controls and medical diagnostic equipment. in addition, the ir blocking filter enables the TCS3472 to perform ambient light sensing (als). ambient light sensing is widely used in display- based products such as cell phones, notebooks, and tvs to sense the lighting environment and enable automatic display brightness for optimal viewing and power savings. the TCS3472, itself, can enter a lower-power wait state between light sensing measurements to further reduce the average power consumption. texas advanced optoelectronic solutions inc. 1001 klein road suite 300 plano, tx 75074 (972) 673-0759 package drawing not to scale package fn dual flat no-lead (top view) 6 sda 5 int 4 nc v dd 1 scl 2 gnd 3 ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 2 copyright 2012, taos inc. the lumenology company www.taosinc.com functional block diagram sda v dd int scl wait control clear adc upper limit lower limit interrupt i 2 c interface gnd red adc green adc blue adc clear data red data green data blue data rgbc control blue green red clear ir-blocking filter detailed description the TCS3472 light-to-digital converter contains a 3 4 photodiode array, four analog-to-digital converters (adc) that integrate the photodiode current, data registers, a state machine, and an i 2 c interface. the 3 4 photodiode array is composed of red-filtered, green-filtered, blue-filtered, and clear (unfiltered) photodiodes. in addition, the photodiodes are coated with an ir-blocking filter. the four integrating adcs simultaneously convert the amplified photodiode currents to a 16-bit digital value. upon completion of a conversion cycle, the results are transferred to the data registers, which are double-buffered to ensure the integrity of the data. all of the internal timing, as well as the low-power wait state, is controlled by the state machine. communication of t he TCS3472 data is accomplished over a fast, up to 400 khz, two-wire i 2 c serial bus. the industry standard i 2 c bus facilitates easy, direct connection to microcontrollers and embedded processors. in addition to the i 2 c bus, the TCS3472 provides a separate interrupt signal output. when interrupts are enabled, and user-defined thresholds are exceeded, the active-low interrupt is asserted and remains asserted until it is cleared by the controller. this interrupt feature simplifies and improves the efficiency of the system software by eliminating the need to poll the TCS3472. the user can define the upper and lower interrupt thresholds and apply an interrupt persistence filter. the interrupt persistence filter allows the user to define the number of consecutive out-of-threshold event s necessary before generating an interrupt. the interrupt output is open-drain, so it can be wire-ored with other devices. ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 3 the lumenology company copyright 2012, taos inc. www.taosinc.com terminal functions terminal type description name no. type description gnd 3 power supply ground. all voltages are referenced to gnd. int 5 o interrupt ? open drain (active low). nc 4 o no connect ? do not connect. scl 2 i i 2 c serial clock input terminal ? clock signal for i 2 c serial data. sda 6 i/o i 2 c serial data i/o terminal ? serial data i/o for i 2 c . v dd 1 supply voltage. available options device address package ? leads interface description ordering number TCS34721 ? 0x39 fn?6 i 2 c vbus = v dd interface TCS34721fn TCS34723 ? 0x39 fn?6 i 2 c vbus = 1.8 v interface TCS34723fn TCS34725 0x29 fn?6 i 2 c vbus = v dd interface TCS34725fn TCS34727 0x29 fn?6 i 2 c vbus = 1.8 v interface TCS34727fn ? contact taos for availability. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ? supply voltage, v dd (note 1) 3.8 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . input terminal voltage ?0.5 v to 3.8 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . output terminal vo ltage ?0.5 v to 3.8 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . output terminal current ?1 ma to 20 ma . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . storage temperature range, t stg ?40 c to 85 c . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . esd tolerance, human body model 2000 v . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ? stresses beyond those listed under ?absolute maximum ratings? may cause permanent damage to the device. these are stress ratings only, a nd functional operation of the device at these or any other conditions beyond those indicated under ?recommended operating conditions? is not implied. exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. note 1: all voltages are with respect to gnd. recommended operating conditions min nom max unit supply voltage, v dd (TCS34721 & TCS34725) (i 2 c v bus = v dd ) 2.7 3 3.6 v supply voltage, v dd (TCS34723 & TCS34727) (i 2 c v bus = 1.8 v) 2.7 3 3.3 v operating free-air temperature, t a ?30 70 c ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 4 copyright 2012, taos inc. the lumenology company www.taosinc.com operating characteristics, v dd = 3 v, t a = 25 c (unless otherwise noted) parameter test conditions min typ max unit active 235 330 i dd supply current wait state 65 a i dd supply current sleep state ? no i 2 c activity 2.5 10 a v int sda output low voltage 3 ma sink current 0 0.4 v v ol int, sda output low voltage 6 ma sink current 0 0.6 v i leak leakage current, sda, scl, int pins ?5 5 a i leak leakage current, ldr pin ?5 5 a v scl sda input high voltage TCS34721 & TCS34725 0.7 v dd v v ih scl, sda input high voltage TCS34723 & TCS34727 1.25 v v scl sda input low voltage TCS34721 & TCS34725 0.3 v dd v v il scl, sda input low voltage TCS34723 & TCS34727 0.54 v optical characteristics, v dd = 3 v, t a = 25 c, again = 16 , atime = 0xf6 (unless otherwise noted) (note 1) parameter test red channel green channel blue channel clear channel unit parameter test conditions min typ max min typ max min typ max min typ max unit d = 465 nm note 2 0% 15% 10% 42% 65% 88% 11.0 13.8 16.6 r e irradiance responsivity d = 525 nm note 3 4% 25% 60% 85% 10% 45% 13.2 16.6 20.0 counts/ w/ cm 2 responsivity d = 615 nm note 4 80% 110% 0% 14% 5% 24% 15.6 19.5 23.4 cm 2 notes: 1. the percentage shown represents the ratio of the respective red, green, or blue channel value to the clear channel valu e. 2. the 465 nm input irradiance is supplied by an i ngan light-emitting diode with the following characteristics: dominant wavelength d = 465 nm, spectral halfwidth ? ? = 22 nm. 3. the 525 nm input irradiance is supplied by an i ngan light-emitting diode with the following characteristics: dominant wavelength d = 525 nm, spectral halfwidth ? ? = 35 nm. 4. the 615 nm input irradiance is supplied by a al i ngap light-emitting diode with the following characteristics: dominant wavelength d = 615 nm, spectral halfwidth ? ? = 15 nm. rgbc characteristics, vdd = 3 v, ta = 25 c, again = 16 , aen = 1 (unless otherwise noted) parameter test conditions min typ max unit dark adc count value e e = 0, again = 60 , atime = 0xd6 (100 ms) 0 1 5 counts adc integration time step size atime = 0xff 2.27 2.4 2.56 ms adc number of integration steps (note 5) 1 256 steps adc counts per step (note 5) 0 1024 counts adc count value (note 5) atime = 0xc0 (153.6 ms) 0 65535 counts gi li lti t 1 i 4 3.8 4 4.2 gain scalin g , relative to 1 g ain 16 15 16 16 8 gain scaling , relative to 1 gain setting 16 15 16 16.8 se tti ng 60 58 60 63 note 5: parameter ensured by design and is not tested. ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 5 the lumenology company copyright 2012, taos inc. www.taosinc.com wait characteristics, v dd = 3 v, t a = 25 c, wen = 1 (unless otherwise noted) parameter test conditions channel min typ max unit wait step size wtime = 0xff 2.27 2.4 2.56 ms wait number of integration steps (note 1) 1 256 steps note 1: parameter ensured by design and is not tested. ac electrical characteristics, v dd = 3 v, t a = 25 c (unless otherwise noted) parameter ? test conditions min typ max unit f (scl) clock frequency (i 2 c only) 0 400 khz t (buf) bus free time between start and stop condition 1.3 s t (hdsta) hold time after (repeated) start condition. after this period, the first clock is generated. 0.6 s t (susta) repeated start condition setup time 0.6 s t (susto) stop condition setup time 0.6 s t (hddat) data hold time 0 s t (sudat) data setup time 100 ns t (low) scl clock low period 1.3 s t (high) scl clock high period 0.6 s t f clock/data fall time 300 ns t r clock/data rise time 300 ns c i input pin capacitance 10 pf ? specified by design and characterization; not production tested. parameter measurement information start condition stop condition p sda t (susto) t (sudat) t (hddat) t (buf) v ih v il scl t (susta) t (high) t (f) t (r) t (hdsta) t (low) v ih v il ps s figure 1. timing diagrams ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 6 copyright 2012, taos inc. the lumenology company www.taosinc.com typical characteristics figure 2 300 500 700 900 relative responsivity 1100 ? wavelength ? nm photodiode spectral responsivity rgbc 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 0 t a = 25 c normalized to clear @ 755 nm red green clear blue figure 3 normalized responsivity vs. angular displacement ? angular displacement ? normalized responsivity 0 0.2 0.4 0.6 0.8 1.0 ?90 ?60 ?30 0 30 60 90 optical axis 0 c 25 c figure 4 normalized i dd vs. v dd and temperature v dd ? v i dd normalized @ 3 v, 25 c 94% 96% 98% 100% 102% 104% 106% 108% 110% 92% 2.7 2.8 2.9 3 3.1 3.2 3.3 75 c 50 c figure 5 responsivity temperature coefficient 400 600 800 1000 temperature coefficient ? ppm/ c 100 1000 10,000 500 700 900 ? wavelength ? nm ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 7 the lumenology company copyright 2012, taos inc. www.taosinc.com principles of operation system states an internal state machine provides system control of the rgbc and power management features of the device. at power up, an internal power-on-reset initializes the device and puts it in a low-power sleep state. when a start condition is detected on the i 2 c bus, the device transitions to the idle state where it checks the enable register (0x00) pon bit. if pon is disabled, the device will return to the sleep state to save power. otherwise, the device will remain in the idle state until the rgbc function is enabled (aen). once enabled, the device will execute the wait and rgbc states in sequence as indicated in figure 5. upon completion and return to idle, the device will automatically begin a new wait-rgbc cycle as long as pon and aen remain enabled. !wen & aen sleep idle rgbc wait i 2 c start !pon wen & aen figure 6. simplified state diagram ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 8 copyright 2012, taos inc. the lumenology company www.taosinc.com rgbc operation the rgbc engine contains rgbc gai n control (again) and four integrating analog-to-digital converters (adc) for the rgbc photodiodes. the rgbc integration time (atime) impacts both the resolution and the sensitivity of the rgbc reading. integration of all four channels occurs simultaneously and upon completion of the conversion cycle, the results are transferred to the color data registers. this data is also referred to as channel count . the transfers are double-buffered to ensure that invalid data is not read during the transfer. after the transfer, the device automatically moves to the next state in accordance with the configured state machine. again(r 0x0f, b1:0) 1 , 4 , 16 , 60 gain cdatah(r 0x15), cdata(r 0x14) clear adc red adc green adc blue adc clear data red data green data blue data rgbc control blue green red clear rdatah(r 0x17), rdata(r 0x16) gdatah(r 0x19), gdata(r 0x18) bdatah(r 0x1b), bdata(r 0x1a) atime(r0x0 1) 2.4 ms to 614 ms figure 7. rgbc operation note: in this document, the nomenclature uses the bit field name in italics followed by the register address and bit number to allow the user to easily identify the register and bit that controls the function. for example, the power on (pon) is in register 0x00, bit 0. this is represented as pon (r0x00:b0). the registers for programming the integration and wait times are a 2?s compliment values. the actual time can be calculated as follows: atime = 256 ? integration time / 2.4 ms inversely, the time can be calculated from the register value as follows: integration time = 2.4 ms (256 ? atime) for example, if a 100-ms integration time is needed, the device needs to be programmed to: 256 ? (100 / 2.4) = 256 ? 42 = 214 = 0xd6 conversely, the programmed value of 0xc0 would correspond to: (256 ? 0xc0) 2.4 = 64 2.4 = 154 ms. ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 9 the lumenology company copyright 2012, taos inc. www.taosinc.com interrupts the interrupt feature simplifies and improves system efficiency by eliminating the need to poll the sensor for light intensity values outside of a user-defined range. while the interrupt function is always enabled and its status is available in the status register (0x13), the output of the interrupt state can be enabled using the rgbc interrupt enable (aien) field in the enable register (0x00). two 16-bit interrupt threshold registers allow the user to set limits below and above a desired light level. an interrupt can be generated when the clear data (cdata) is less than the clear interrupt low threshold (ailtx) or is greater than the clear interrupt high threshold (aihtx). it is important to note that the thresholds are evaluated in sequence, first the low threshold, then the high threshold. as a result, if the low threshold is set above the high threshold, the high threshold is ignored and only the low threshold is evaluated. to further control when an interrupt occurs, the device provides a persistence filter. the persistence filter allows the user to specify the number of consecutive out-of-range clear occurrences before an interrupt is generated. the persistence filter register (0x0c) allows the user to set the clear persistence filter (apers) value. see the persistence filter register for details on the persistence filter value. once the persistence filter generates an interrupt, it will continue until a special function inte rrupt clear command is received (see command register). clear adc clear data clear upper limit lower limit aihth(r0x 07), aihtl(r0x 06) clear persistence ailth(r 0x05), ailtl(r0x 04) apers(r 0x0c, b3:0) figure 8. programmable interrupt ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 10 copyright 2012, taos inc. the lumenology company www.taosinc.com system timing the system state machine shown in figure 5 provides an overview of the states and state transitions that provide system control of the device. this section highlights the programmable features, which affect the state machine cycle time, and provides details to determine system level timing. when the power management feature is enabled (wen), the state machine will transition to the wait state. the wait time is determined by wlong, which extends normal operation by 12 when asserted, and wtime. the formula to determine the wait time is given in the box associated with the wait state in figure 9. when the rgbc feature is enabled (aen), the state machine will transition through the rgbc init and rgbc adc states. the rgbc init state takes 2.4 ms, while the rgbc adc time is dependent on the integration time (atime). the formula to determine rgbc adc time is given in the associated box in figure 9. if an interrupt is generated as a result of the rgbc cycle, it will be asserted at the end of the rgbc adc. sleep idle wait rgbc adc rgbc init rgbc wtime: 1 ~ 256 steps wlong = 0 wlong = 1 time: 2.4 ms/step 28.8 ms/step range: 2.4 ms ~ 614 ms 28.8 ms ~ 7.37s time: 2.4 ms atime: 1 ~ 256 steps time: 2.4 ms/step range: 2.4 ms ~ 614 ms !pon notes: 1. there is a 2.4 ms warm-up delay if pon is enabled. if pon is not enabled, the device will return to the sleep state as shown. 2. pon, wen, and aen are fields in the enable register (0x00). !wen & aen i 2 c start (note 1) wen & aen figure 9. detailed state diagram ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 11 the lumenology company copyright 2012, taos inc. www.taosinc.com power management power consumption can be managed with the wait state, because the wait state typically consumes only 65 a of i dd current. an example of the power management feature is given below. with the assumptions provided in the example, average i dd is estimated to be 152 a. table 1. power management system state machine state programmable parameter programmed value duration typical current wait wtime 0xee 43 2 ms 0 065 ma wait wlong 0 43.2 ms 0.065 ma rgbc init 2.40 ms 0.235 ma rgbc adc atime 0xee 43.2 ms 0.235 ma average i dd current = ((43.2 0.065) + (43.2 0.235) + (2.40 0.235)) / 89 152 a keeping with the same programmed values as the example, table 2 shows how the average i dd current is affected by the wait state time, which is determined by wen, wtime, and wlong. note that the worst-case current occurs when the wait state is not enabled. table 2. average i dd current wen wtime wlong wait state average i dd current 0 n/a n/a 0 ms 291 a 1 0xff 0 2.40 ms 280 a 1 0xee 0 43.2 ms 152 a 1 0x00 0 614 ms 82 a 1 0x00 1 7.37 s 67 a ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 12 copyright 2012, taos inc. the lumenology company www.taosinc.com i 2 c protocol interface and control are accomplished through an i 2 c serial compatible interface (standard or fast mode) to a set of registers that provide access to device control functions and output data. the devices support the 7-bit i 2 c addressing protocol. the i 2 c standard provides for three types of bus transaction: read, write, and a combined protocol (figure 10). during a write operation, the first byte written is a command byte followed by data. in a combined protocol, the first byte written is the command byte followed by reading a series of bytes. if a read command is issued, the register address from the previous command will be used for data access. likewise, if the msb of the command is not set, the device will write a series of bytes at the address stored in the last valid command with a register address. the command byte contains either control information or a 5-bit register address. the control commands can also be used to clear interrupts. the i 2 c bus protocol was developed by philips (now nxp). for a complete description of the i 2 c protocol, please review the nxp i 2 c design specificati on at http ://www.i2c?bus.org/references/. a acknowledge (0) n not acknowledged (1) p stop condition r read (1) s start condition sr repeated start condition w write (0) ... continuation of protocol master-to-slave slave-to-master w 7 data byte slave address s 1 aa a 8 11 1 8 command code 1 p 1 ... i 2 c write protocol i 2 c read protocol i 2 c read protocol ? combined format r 7 data slave address s 1 aa a 8 11 1 8 data 1 p 1 ... w 7 slave address slave address s 1 ar a 8 11 1 7 11 command code sr 1 a data a a 81 8 data 1 p 1 ... figure 10. i 2 c protocols ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 13 the lumenology company copyright 2012, taos inc. www.taosinc.com register set the TCS3472 is controlled and monitored by data registers and a command register accessed through the serial interface. these registers provide for a variety of control functions and can be read to determine results of the adc conversions. the register set is summarized in table 3. table 3. register address address resister name r/w register function reset value ?? command w specifies register address 0x00 0x00 enable r/w enables states and interrupts 0x00 0x01 atime r/w rgbc time 0xff 0x03 wtime r/w wait time 0xff 0x04 ailtl r/w clear interrupt low threshold low byte 0x00 0x05 ailth r/w clear interrupt low threshold high byte 0x00 0x06 aihtl r/w clear interrupt high threshold low byte 0x00 0x07 aihth r/w clear interrupt high threshold high byte 0x00 0x0c pers r/w interrupt persistence filter 0x00 0x0d config r/w configuration 0x00 0x0f control r/w control 0x00 0x12 id r device id id 0x13 status r device status 0x00 0x14 cdatal r clear data low byte 0x00 0x15 cdatah r clear data high byte 0x00 0x16 rdatal r red data low byte 0x00 0x17 rdatah r red data high byte 0x00 0x18 gdatal r green data low byte 0x00 0x19 gdatah r green data high byte 0x00 0x1a bdatal r blue data low byte 0x00 0x1b bdatah r blue data high byte 0x00 the mechanics of accessing a specific register depends on the specific protocol used. see the section on i 2 c protocols on the previous pages. in general, the command register is written first to specify the specific control-status-data register for subsequent read/write operations. ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 14 copyright 2012, taos inc. the lumenology company www.taosinc.com command register the command register specifies the address of the target register for future write and read operations. table 4. command register 6 754 addr/sf 2 310 command cmd type ? ? field bits description cmd 7 select command register. must write as 1 when addressing command register. type 6:5 selects type of transaction to follow in subsequent data transfers: field value integration time 00 repeated byte protocol transaction 01 auto-increment protocol transaction 10 reserved ? do not use 11 special function ? see description below byte protocol will repeatedly read the same register with each data access. block protocol will provide auto-increment function to read successive bytes. addr/sf 4:0 address field/special function field. depending on the transaction type, see above, this field either specifies a special function command or selects the specific control-status-data register for subsequent read and write transactions. the field values listed below only apply to special function commands: field value read value 00110 clear channel interrupt clear other reserved ? do not write the clear channel interrupt clear special function clears any pending interrupt and is self-clearing. ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 15 the lumenology company copyright 2012, taos inc. www.taosinc.com enable register (0x00) the enable register is used primarily to power the TCS3472 device on and off, and enable functions and interrupts as shown in table 5. table 5. enable register 6 754 pon 2 310 enable reserved aien address 0x00 aen wen reserved field bits description reserved 7:5 reserved. write as 0. aien 4 rgbc interrupt enable. when asserted, permits rgbc interrupts to be generated. wen 3 wait enable. this bit activates the wait feature. writing a 1 activates the wait timer. writing a 0 disables the wait timer. reserved 2 reserved. write as 0. aen 1 rgbc enable. this bit actives the two-channel adc. writing a 1 activates the rgbc. writing a 0 disables the rgbc. pon 1, 2 0 power on. this bit activates the internal oscillator to permit the timers and adc channels to operate. writing a 1 activates the oscillator. writing a 0 disables the oscillator. notes: 1. see power management section for more information. 2. a minimum interval of 2.4 ms must pass after pon is asserted before an rgbc can be initiated. ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 16 copyright 2012, taos inc. the lumenology company www.taosinc.com rgbc timing register (0x01) the rgbc timing register controls the internal integration time of the rgbc clear and ir channel adcs in 2.4-ms increments. max rgbc count = (256 ? atime) 1024 up to a maximum of 65535. table 6. rgbc timing register field bits description atime 7:0 value integ_cycles time max count 0xff 1 2.4 ms 1024 0xf6 10 24 ms 10240 0xd5 42 101 ms 43008 0xc0 64 154 ms 65535 0x00 256 700 ms 65535 wait time register (0x03) wait time is set 2.4 ms increments unless the wlong bit is asserted, in which case the wait times are 12 longer. wtime is programmed as a 2?s complement number. table 7. wait time register field bits description wtime 7:0 register value wait time time (wlong = 0) time (wlong = 1) 0xff 1 2.4 ms 0.029 sec 0xab 85 204 ms 2.45 sec 0x00 256 614 ms 7.4 sec ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 17 the lumenology company copyright 2012, taos inc. www.taosinc.com rgbc interrupt threshold registers (0x04 ? 0x07) the rgbc interrupt threshold registers provides the values to be used as the high and low trigger points for the comparison function for interrupt generation. if the value generated by the clear channel crosses below the lower threshold specified, or above the higher threshold, an interrupt is asserted on the interrupt pin. table 8. rgbc interrupt threshold registers register address bits description ailtl 0x04 7:0 rgbc clear channel low threshold lower byte ailth 0x05 7:0 rgbc clear channel low threshold upper byte aihtl 0x06 7:0 rgbc clear channel high threshold lower byte aihth 0x07 7:0 rgbc clear channel high threshold upper byte persistence register (0x0c) the persistence register controls the filtering interrupt capabilities of the device. configurable filtering is provided to allow interrupts to be generated after each integration cycle or if the integration has produced a result that is outside of the values specified by the threshold register for some specified amount of time. table 9. persistence register 6 754 apers 2 310 pers reserved address 0x0c field bits description ppers 7:4 reserved apers 3:0 interrupt persistence. controls rate of interrupt to the host processor. field value meaning interrupt persistence function 0000 every every rgbc cycle generates an interrupt 0001 1 1 clear channel value outside of threshold range 0010 2 2 clear channel consecutive values out of range 0011 3 3 clear channel consecutive values out of range 0100 5 5 clear channel consecutive values out of range 0101 10 10 clear channel consecutive values out of range 0110 15 15 clear channel consecutive values out of range 0111 20 20 clear channel consecutive values out of range 1000 25 25 clear channel consecutive values out of range 1001 30 30 clear channel consecutive values out of range 1010 35 35 clear channel consecutive values out of range 1011 40 40 clear channel consecutive values out of range 1100 45 45 clear channel consecutive values out of range 1101 50 50 clear channel consecutive values out of range 1110 55 55 clear channel consecutive values out of range 1111 60 60 clear channel consecutive values out of range ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 18 copyright 2012, taos inc. the lumenology company www.taosinc.com configuration register (0x0d) the configuration register sets the wait long time. table 10. configuration register 6 7542 310 config reserved wlong address 0x0d reserved field bits description reserved 7:2 reserved. write as 0. wlong 1 wait long. when asserted, the wait cycles are increased by a factor 12 from that programmed in the wtime register. reserved 0 reserved. write as 0. control register (0x0f) the control register provides eight bits of miscellaneous control to the analog block. these bits typically control functions such as gain settings and/or diode selection. table 11. control register 6 7542 310 control address 0x0f reserved again field bits description reserved 7:2 reserved. write bits as 0 again 1:0 rgbc gain control. field value rgbc gain value 00 1 gain 01 4 gain 10 16 gain 11 60 gain id register (0x12) the id register provides the value for the part number. the id register is a read-only register. table 12. id register 6 7542 310 id id address 0x12 field bits description id 7:0 part number identification 0x44 = TCS34721 and TCS34725 id 7:0 part number identification 0x4d = TCS34723 and TCS34727 ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 19 the lumenology company copyright 2012, taos inc. www.taosinc.com status register (0x13) the status register provides the internal status of the device. this register is read only. table 13. status register 6 754 avalid 2 310 status reserved aint address 0x13 reserved field bit description reserved 7:5 reserved. aint 4 rgbc clear channel interrupt. reserved 3:1 reserved. avalid 0 rgbc valid. indicates that the rgbc channels have completed an integration cycle. rgbc channel data registers (0x14 ? 0x1b) clear, red, green, and blue data is stored as 16-bit values. to ensure the data is read correctly, a two-byte read i 2 c transaction should be used with a read word protocol bit set in the command register. with this operation, when the lower byte register is read, the upper eight bits are stored into a shadow register, which is read by a subsequent read to the upper byte. the upper register will read the correct value even if additional adc integration cycles end between the reading of the lower and upper registers. table 14. adc channel data registers register address bits description cdata 0x14 7:0 clear data low byte cdatah 0x15 7:0 clear data high byte rdata 0x16 7:0 red data low byte rdatah 0x17 7:0 red data high byte gdata 0x18 7:0 green data low byte gdatah 0x19 7:0 green data high byte bdata 0x1a 7:0 blue data low byte bdatah 0x1b 7:0 blue data high byte ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 20 copyright 2012, taos inc. the lumenology company www.taosinc.com application information: hardware pcb pad layout suggested pcb pad layout guidelines for the dual flat no-lead (fn) surface mount package are shown in figure 11. 400 2500 400 1000 1700 650 1000 650 note: pads can be extended further if hand soldering is needed. notes: a. all linear dimensions are in micrometers. b. this drawing is subject to change without notice. figure 11. suggested fn package pcb layout ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 21 the lumenology company copyright 2012, taos inc. www.taosinc.com package information package fn dual flat no-lead 2000 75 2400 75 photodiode array area 2400 75 871 75 203 8 6 sda 5 int 4 nc v dd 1 scl 2 gnd 3 top view side view bottom view lead free pb 300 50 pin 1 end view 650 50 pin out top view 750 100 650 50 pin 1 300 50 650 50 877 75 406 369 295 nominal notes: a. all linear dimensions are in micrometers. dimension tolerance is 20 m unless otherwise noted. b. the die is centered within the package within a tolerance of 3 mils. c. package top surface is molded with an electrically nonconductive clear plastic compound having an index of refraction of 1.55 . d. contact finish is copper alloy a194 with pre-plated nipdau lead finish. e. this package contains no lead (pb). f. this drawing is subject to change without notice. figure 12. package fn ? dual flat no-lead packaging configuration ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 22 copyright 2012, taos inc. the lumenology company www.taosinc.com carrier tape and reel information top view detail a 2.21 0.05 a o 0.254 0.02 5 max 4.00 8.00 3.50 0.05 1.50 4.00 2.00 0.05 + 0.30 ? 0.10 1.75 b b aa 0.50 0.05 detail b 2.61 0.05 b o 5 max 0.83 0.05 k o notes: a. all linear dimensions are in millimeters. dimension tolerance is 0.10 mm unless otherwise noted. b. the dimensions on this drawing are for illustrative purposes only. dimensions of an actual carrier may vary slightly. c. symbols on drawing a o , b o , and k o are defined in ansi eia standard 481?b 2001. d. each reel is 178 millimeters in diameter and contains 3500 parts. e. taos packaging tape and reel conform to the requirements of eia standard 481?b. f. in accordance with eia standard, device pin 1 is located next to the sprocket holes in the tape. g. this drawing is subject to change without notice. figure 13. package fn carrier tape ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 23 the lumenology company copyright 2012, taos inc. www.taosinc.com soldering information the fn package has been tested and has demonstrated an ability to be reflow soldered to a pcb substrate. the process, equipment, and materials used in these test are detailed below. the solder reflow profile describes the expected maximum heat exposure of components during the solder reflow process of pr oduct on a pcb. temperature is measured on top of component. the components should be limited to a maximum of three passes through this solder reflow profile. table 15. solder reflow profile parameter reference device average temperature gradient in preheating 2.5 c/sec soak time t soak 2 to 3 minutes time above 217 c (t1) t 1 max 60 sec time above 230 c (t2) t 2 max 50 sec time above t peak ?10 c (t3) t 3 max 10 sec peak temperature in reflow t peak 260 c temperature gradient in cooling max ?5 c/sec t 3 t 2 t 1 t soak t 3 t 2 t 1 t peak not to scale ? for reference only time (sec) temperature ( c) figure 14. solder reflow profile graph ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 24 copyright 2012, taos inc. the lumenology company www.taosinc.com storage information moisture sensitivity optical characteristics of the device can be adversely affected during the soldering process by the release and vaporization of moisture that has been previously absorbed into the package. to ensure the package contains the smallest amount of absorbed moisture possible, each device is dry-baked prior to being packed for shipping. devices are packed in a sealed aluminized envelope called a moisture barrier bag with silica gel to protect them from ambient moisture during shipping, handling, and storage before use. the moisture barrier bags should be stored under the following conditions: temperature range < 40 c relative humidity < 90% total time no longer than 12 months from the date code on the aluminized envelope if unopened. rebaking of the reel will be required if the devices have been stored unopened for more than 12 months and the humidity indicator card shows the parts to be out of the allowable moisture region. opened reels should be used within 168 hours if exposed to the following conditions: temperature range < 30 c relative humidity < 60% if rebaking is required, it should be done at 50 c for 12 hours. the fn package has been assigned a moisture sensitivity level of msl 3. ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 25 the lumenology company copyright 2012, taos inc. www.taosinc.com production data ? information in this document is current at publication date. products conform to specifications in accordance with the terms of texas advanced optoelectronic solutions, inc. standard warranty. production processing does not necessarily include testing of all parameters. lead-free (pb-free) and green statement pb-free (rohs) taos? terms lead-free or pb-free mean semiconductor products that are compatible with the current rohs requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. where designed to be soldered at high temperatures, taos pb-free products are suitable for use in specified lead-free processes. green (rohs & no sb/br) taos defines green to mean pb-free (rohs compatible), and free of bromine (br) and antimony (sb) based flame retardants (br or sb do not exceed 0.1% by weight in homogeneous material). important information and disclaimer the information provided in this statement represents taos? knowledge and belief as of the date that it is provided. taos bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. efforts are underway to better integrate information from third parties. taos has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. taos and taos suppliers consider certain information to be proprietary, and thus cas numbers and other limited information may not be available for release. notice texas advanced optoelectronic solutions, inc. (t aos) reserves the right to make changes to the products contained in this document to improve performance or for any other purpose, or to discontinue them without notice. customers are advised to contact taos to obtain the latest product information before placing orders or designing taos products into systems. taos assumes no responsibility for the use of any products or circuits described in this document or customer product design, conveys no license, either expressed or implied, under any patent or other right, and makes no representation that the circuits are free of patent infringement. taos further makes no claim as to the suitability of its products for any particu lar purpose, nor does taos assume any liability arising out of the use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. texas advanced optoelectronic solutions, inc. products are not designed or intended for use in critical applications in which the failure or malfunction of the taos product may result in personal injury or death. use of t aos products in life support systems is expressly unauthorized and any such use by a customer is completely at the customer?s risk. lumenology, taos, the taos logo, and texas advanced optoelectronic solutions are registered trademarks of texas advanced optoelectronic solutions incorporated. ams ag technical content still valid
TCS3472 color light-to-digital converter with ir filter taos135 ? august 2012 26 copyright 2012, taos inc. the lumenology company www.taosinc.com ams ag technical content still valid

▲Up To Search▲

Price & Availability of TCS3472

	To Download TCS3472 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .