document no. 008-0316-0 page 1 - 5 rev. a ? ? ? cts electronic co mponents, inc. ? 171 covington drive ? bloomingdale, il 60108 ? ? ? ? ? ? www.ctscorp.com ? ? ? model 658 clock, high frequency multiplier features ? standard 7x5mm surface mount footprint ? lvcmos, differential lvpecl or lvds outputs ? frequency range 38 ? 750 mhz ? frequency stability, 50 ppm standard ( 25 ppm and 100 ppm available) ? +2.5vdc or +3.3vdc operation ? operating temperature to ?40c to +85c ? output enable standard ? low phase jitter, pll multiplier ? tape & reel packaging ? rohs / green com p liant ordering information c = cmos, pin 1 enable pin 2 n.c. (standard) l = lvds, pin 1 enable pin 2 n.c. (standard) p = pecl, pin 1 enable pin 2 n.c. (standard) m = cmos, pin1 n.c. pin 2 enable v = lvds, pin1 n.c. pin 2 enable e = pecl, pin1 n.c. pin 2 enable 658 supply voltage 2 = 2.5 vdc (lvds and pecl only) 3 = 3.3 vdc output type frequency in mhz m - indicates mhz and decima l point. frequency is recorded with minimum 4 significant digits to the right of the "m". m operating temperature range c = 0c to +70c (standard) i = -40c to +85c frequency stability 5 = 25 ppm 3 = 50 ppm (standard) 2 = 100 ppm example part number: 658p3c3155m5200 description the model 658 is a ceramic packaged clock oscillator offering reduced size and enhanced stability. the small size means it is perfect for any application. the enhanced stability means it is the perfect choice for today?s communications applications that require tight frequency control.
document no. 008-0316-0 page 2 - 5 rev. a ? ? ? cts electronic components, inc. ? 171 covington drive ? bloomingdale, il 60108 ? ? ? model 658 7x5mm low cost lvcmos, lvpecl or lvds clock electrical characteristics parameter symbol conditions min typ max unit maximum supply voltage v cc - -0.5 - 7.0 v storage temperature t stg - -55 - 125 c frequency range lvcmos 50 - 250 lvpecl and lvds f o - 38 - 750 mhz frequency stability (see note 1 and ordering information) ? f/f o - - - 25, 50 or 100 ppm operating temperature commercial 0 70 absolute maximums industrial t a - -40 25 85 c supply volta g e (see ordering information) v cc 5 % 2.38 3.14 2.5 3.3 2.63 3.47 v supply current maximum load lvcmos < 160 mhz 160 mhz - - - - 40 50 lvpecl < 160 mhz 160 mhz - - - - 75 100 lvds i cc < 160 mhz 160 mhz - - - - 60 80 ma start up time t s application of v cc - - 10 ms phase jitter tjms bandwidth 12 khz - 20 mhz - 3.5 5 ps rms enable function enable input voltage v ih pin 1 or pin 2 logic '1', output enabled 0.7*v cc - - v disable input voltage v il pin 1 or pin 2 logic '0', output disabled - - 0.3*v cc disable current i il pin 1 or pin 2 logic '1' , output disabled - - 20 ua enable time t plz pin 1 or pin 2 logic '1' - 5 10 ms lvcmos waveform output load c l - - 15 pf output duty cycle sym @ 50% level 45 - 55 % output voltage levels logic '1' level v oh cmos load 90%v cc - - logic '0' level v ol cmos load - - 10%v cc v rise and fall time t r , t f @ 20% - 80% levels - 2 5.0 ns lvpecl waveform output load r l - - 50 - ohms output duty cycle sym @ v cc - 1.3v 45 - 55 % output voltage levels logic '1' level v oh pecl load v cc - 1.025v - - logic '0' level v ol pecl load - - v cc - 1.62v v rise and fall time t r , t f @ 20% - 80% levels 0.4 1.0 ns lvds waveform output load r l - - 100 - ohms output duty cycle sym @ 1.25v 45 - 55 % differential voltage v od rl = 100 ohms 250 350 450 mv output voltage levels logic '1' level v oh lvds load - - 1.6 logic '0' level v ol lvds load 0.9 - - v electrical and waveform parameters rise and fall time t r , t f @ 20% - 80% levels - 0.4 1.0 ns notes: 1. inclusive of initial tolerance at time of shipment, changes in supply voltage, load, temperature and 10 year aging at an average operating temperature of +40 c.
document no. 008-0316-0 page 3 - 5 rev. a ? ? ? cts electronic components, inc. ? 171 covington drive ? bloomingdale, il 60108 ? ? ? model 658 7x5mm low cost lvcmos, lvpecl or lvds clock cmos/ttl output waveform test circuit, cmos load pecl/lvds output waveform test circuit, pecl load test circuit, lvds load enable truth table pin 1 or 2 pin 4 / pin 5 logic ?1? output open output logic ?0? high imp. d.u.t. pin assignments pin symbol description 1 eoh / nc enable or no connect 2 nc / eoh no connect or enable 3 gnd circuit & package ground 4 output rf output 5 output / nc complimentary rf output (pecl and lvds only) 6 v cc supply voltage tr tf uptime (t) period (t) 90%, 80%, 2.4v 50%, 1.5v 10%, 20%, 0.5v duty cycle = t/t x 100 (%) v v oh ol power supply + - +- - + vm ma 0.01uf d.u.t. 64 12 n.c. or enable input 3 5 n.c. including probe capacitance. c l enable input or n.c. tr tf uptime (t) period (t) 80% 50% 20% duty cycle = t/t x 100 (%) out out oh v ol v v os power supply + - +- - + vm ma 0.01uf d.u.t. 64 12 n.c. or enable input 3 5 ch1 ch2 50 r l r l 50 vcc - 2.0v vcc - 2.0v enable input or n.c. power supply + - +- - + vm ma 0.01uf d.u.t. 64 12 n.c. or enable input 3 5 ch1 ch2 100 r l enable input or n.c.
document no. 008-0316-0 page 4 - 5 rev. a ? ? ? cts electronic components, inc. ? 171 covington drive ? bloomingdale, il 60108 ? ? ? model 658 7x5mm low cost lvcmos, lvpecl or lvds clock mechanical specifications package drawing marking information 1 (1.27) 0.050 pin 1 identifier 6 4 3 inch (mm) key: (3.73) 0.147 (1.4) 0.197 0.008 (5.0 0.2) 0.079 0.276 0.008 0.055 0.200 (5.08) (7.0 0.2) max (2.0) 2 5 (2.54) 0.100 suggested solder pad geometry suggested reflow profile .165 [4.20] .071 [1.80] key: [mm] inch 13 4 6 c bypass 2 5 .200 [5.08] .100 [2.54] .079 [2.00] c bypass should be 0.01 uf. 1. ** - manufacturing site code. 2. yyww ? date code, yy ? year, ww ? week. 3. truncated cts part number. 4. xxxmxxxx - frequency marked with 4 significant digits after the ?m?. notes 1. termination pads (e4), barrier-plating is nickel (ni) with gold (au) flash plate. 2. reflow conditions per jedec j-std-020. 0 100 200 300 0 30 60 90 120 150 180 210 240 270 300 time (seconds) temp. (c) maximum 260c, 10 seconds typical 245c 130c cts ** yyww 658p3c3 xxxmxxxx
document no. 008-0316-0 page 5 - 5 rev. a ? ? ? cts electronic components, inc. ? 171 covington drive ? bloomingdale, il 60108 ? ? ? model 658 7x5mm low cost lvcmos, lvpecl or lvds clock quality and reliability q ualit y s y stems meet or exceed the re q uirements of iso 9000:2000 standards. tape and reel information dimensions in millimeters direction of feed 5.40 7.90 8.40 5.70 16.0 8.0 4.0 ?1.50 1.75 2.10 2.40 ?23 ?180 ?60 ?13 120 17.5 2.0 device quantity is 1,000 pieces per 180mm reel. environmental specifications temperature cycle: 400 cycles from ?55c to + 125c, 10 minute dwell at each temperature, 1 minute transfer time between temperatures. mechanical shock: 1,500g?s, 0.5ms duration, ? sinewave, 3 shocks each direction along 3 mutually perpendicular planes (18 total shocks). sinusoidal vibration: 0.06 inches double amplitud e, 10 to 55 hz and 20g?s, 55 to 2,000 hz, 3 cycles each in 3 mutually perpendicular planes (9 times total). gross leak: no leak shall appear while imme rsed in an fc40 or equivalent liquid at +125c for 20 seconds. fine leak: mass spectrometer leak rates less than 2x10 -8 atm cc/sec air equivalent. resistance to solder heat: pr oduct must survive 3 reflows of +260c peak, 10 seconds maximum. high temperature operating bias: 2,000 hours at +125 c, maximum bias, disregarding frequency shift. frequency aging: 1,000 hours at +85c, full bias, less than 5 ppm shift. moisture sensitivity level: level 1 per jedec j-std-020.
|
