Part Number Hot Search : 
WMN6T 2S123K5 KFXXAC1 N74F02D FST3384 S128HE9 LTC4075X SK510L
Product Description
Full Text Search
 

To Download 31-D10XXYY Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1/3 data briefing september 1998 complete data available on data-on-disc cd-rom or at www.st.com st1331, st1333 st1335, st1336 memory card ic 272 bit high endurance eeprom with advanced security mechanisms n single supply voltage (5 v) n memory divided into: C 16 bits of chip identification C 48 bits of card identification C 40 bits of count data C 16 bits for validation certificate C 24 bits of transport code C 64 bits of authentication secret key (st1333/ 35) / issuer data (st1331/36) C 32 bits of anti-tearing flags (option) C 56 bits of user data (option: not erasable) n counting capability (two options) C up to 32767 (8 5 -1) C 8 times reloadable, up to 4095 (8 4 -1) n certificate for card validation n advanced authentication function (st1333/35) n special anti-tearing mechanism n circuit protected by transport code for delivery from st to the card issuer n reset on v cc high and low n choice of two communication protocols: C 6 contacts for st1331 and st1333 C 5 contacts for st1335 and st1336 n e.s.d. protection greater than 4000 v n 1 million erase/write cycle (minimum) n 10 year data retention (minimum) n 5 ms programming time (maximum) figure 1. logic diagram scp 046a/ai rst v cc st1331/36 st1333/35 gnd i/o clk b (st1331/33 only) table 1. signal names clk clock rst function code for st1331/33 reset for st1335/36 b function code for st1331/33 i/o data input / output v cc supply voltage gnd ground 1 1 1 1 micromodule (d10) wafer micromodule (d15)
st1331, st1333, st1335, st1336 2/3 figure 2. memory map circuit id. area scp 035b/ds 16 masked bits 48 bits 40 bits data area (cd) (counters and transport code) 64 bits 4 + 4 bits (id) 16 bits card identification area reserved area (ra) certificate (cer) random ram st1333, st1335 (write only) (rn) 32 bits 32 bits anti tearing flags authentication secret key (st1333, st1335) (sk) 56 bits user defined area 16 64 104 112 192 288 320 376 issuer defined area (st1331, st1336) note : random ram access as indicated is for user configuration only reserved area (ra) unused signature fuses 256 128 7 4 l 3 0 8 bits areas marked by the solid, vertical bar correspond to real, physical eeprom cells description the members of the st133x family are principally designed for use in prepaid telephone card appli- cations. they consist of 272 bits of eeprom, with associated hard-wired security logic and special fuses to control memory access. the memory is arranged as a matrix of 34 x 8 cells, accessed in a serial bit-wise fashion for reading and program- ming, and in a byte-wise fashion for internal eras- ing. an on-chip address counter provides an internal address space of up to 512 bits. each chip has an identification data area, counters (with an anti-tearing mechanism for reliable usage in open readers), a post validation certificate, an issuer area (st1331/36) or an authentication se- cret key area (st1333/35), and a user area. the
3/3 st1331, st1333, st1335, st1336 validation certificate allows the recognition of the circuit by the appropriate security module. the anti-tearing mechanism guards against extra, spurious count signals being executed when the card is unexpectedly extracted, while an operation is underway, in an open reader. each device works in two distinct configurations: C issuer configuration: for the card manufacturer. customised data can be written to the chip, to initialise it before release to the end user C user configuration: for the end user of the card, with restricted access to the chip three options can be chosen on ordering: C the anti-tearing mechanism can be disconnect- ed. in this case, the anti-tearing flag area from bit 288d to bit 319d is unused (see figure 2 on the previous page). C the user area, from bit 320d to bit 375d, can be defined as not erasable in the user configura- tion. C the reload mechanism can be activated. in this case, erasing a bit in the reload counter refresh- es the certificate (cer). external commands the device recognises four commands issued via the external pins: C reset: to reset the internal address register to 000d C read: to increment the internal address regis- ter and read the data bit at the new address C compare: to allow comparison of the present- ed code against the internal transport code C program: to program the bit at the current ad- dress these commands are encoded either as a five- or six-contact protocol, according to the device type: C five-contact protocol used by st1335 and st1336, using v cc , gnd, i/o, clk, rst C six-contact protocol used by st1331 and st1333, using the additional b contact. table 3. ordering information scheme example: st1331 - w4 / xx yy protocol transport code 31 6-contact given by st 33 6-contact, with advanced authentication function 35 5-contact, with advanced authentication function 36 5-contact customer code given by the issuer delivery form d10 micromodule on super 35 mm reel d15 micromodule on super 35 mm reel (st1335 and st1336 only) w4 wafer (180 m m thickness) w2 wafer (280 m m thickness) table 2. st133x family products product advanced authentication function communication protocol 6 contacts 5 contacts st1331 yes st1333 yes yes st1335 yes yes st1336 yes


▲Up To Search▲   

 
Price & Availability of 31-D10XXYY

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X