5816 4-to-16 line latched decoder/drivers discontinued product for reference only 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 ground ground output enable logic supply strobe chip enable diode common 0-7 out 0 out 5 out 6 out 10 15 out 11 out diode common 8-15 in a in b in c in d k k st latches decoder v dd oe out 1 out 2 out 3 out 4 14 out 13 out 12 out out 7 out 8 out 9 dwg. pp-030 the UCN5816a and UCN5816ep 4-to-16 line latched decoder/ drivers combine low-power cmos inputs and logic with 16 high- current, high-voltage bipolar outputs. the cmos inputs cause minimal loading and are compatible with standard cmos, pmos, and nmos logic. ttl or dtl circuits may require the use of appropriate pull-up resistors to ensure an input logic high. the logic operates over a supply range of 5 v to 12 v. a chip enable function can be used with two devices for 5-to-32 line decoding applications. the 16 bipolar power outputs are open-collector 60 v darlington drivers capable of sinking 350 ma continuously. internal transient- suppression diodes provide protection for use with inductive loads. for ink-jet printer applications, the a5817sep addressable 28-line decoder/driver is recommended. the UCN5816a is supplied in a 28-pin dual in-line plastic package with 0.600" (15.24 mm) row spacing. the UCN5816ep is furnished in a 28-lead plastic chip carrier (quad pack) for minimum-area surface- mount applications. both devices will drive 350 ma loads continuously over the full operating temperature range. features n addressable data entry n 60 v minimum output breakdown n cmos, pmos, nmos, ttl compatible inputs n low-power cmos logic and latches n output transient protection n output enable and strobe functions 5816 UCN5816ep 4-to-16 line latched decoder/drivers always order by complete part number: part number package UCN5816a 28-pin dip UCN5816ep 28-lead plcc absolute maximum ratings at t a = 25 c output voltage, v ce . . . . . . . . . . . . . . 60 v logic supply voltage, v dd . . . . . . . . . 15 v input voltage range, v in . . . . . . . . . . . -0.3 v to v dd + 0.3 v output current, i c . . . . . . . . . . . . . 500 ma package power dissipation, p d . . . . . . . . . . . . . . . . . . . see graph operating temperature range, t a . . . . . . . . . . . . . . . -20 c to +85 c storage temperature range, t s . . . . . . . . . . . . . . -55 c to +150 c caution: cmos devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges. data sheet 26186.10
5816 4-to-16 line latched decoder/drivers 115 northeast cutoff, box 15036 worcester, massachusetts 01615-0036 (508) 853-5000 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 dwg. pp-031 ground chip enable strobe v output enable diode common 0-7 d c b 8-15 15 14 13 12 11 10 ground in in in in out out out out out out out out diode common a 9 8 out 0 out 1 out 3 out 2 out 4 out 5 out 6 out 7 dd logic supply latches decoder ce st oe k k 50 75 100 125 150 2.5 0.5 0 allowable package power dissipation in watts ambient temperature in c 2.0 1.5 1.0 25 3.0 dwg. gp-028-1a suffix 'a', r = 45 c/w q ja suffix 'ep', r = 55 c/w q ja UCN5816a dwg. ep-021-4 out k typical input circuits typical output driver dwg. ep-010-3 in v dd dwg. ep-010-4a in v dd w copyright ? 1984, 1995, allegro microsystems, inc.
5816 4-to-16 line latched decoder/drivers electrical characteristics at t a = 25 c, v dd = 5 v (unless otherwise specified). leakage current limits characteristic symbol test conditions min. typ. max. units output leakage current i cex v ce = 60 v, t a = +25 c50 m a output saturation voltage v ce(sat) i c = 100 ma 0.9 1.1 v i c = 200 ma 1.1 1.3 v i c = 350 ma, v dd = 7.0 v 1.3 1.6 v input voltage v in(0) -0.3 0.8 v v in(1) v dd = 12 v 10.5 v v dd = 5.0 v 3.5 5.3 v input resistance r in v dd = 12 v 50 200 k w v dd = 5.0 v 100 600 k w supply current i dd(on) v dd = 12 v, outputs open 2.0 3.0 ma v dd = 5.0 v, outputs open 1.0 1.5 ma i dd(off) all drivers off, all inputs = 0 v, 100 m a oe = v dd = 5.0 v all drivers off, all inputs = 0 v, 200 m a oe = v dd = 12 v clamp diode i r v r = 60 v, t a = +25 c50 m a v r = 60 v, t a = +70 c 100 m a clamp diode v f i f = 350 ma 1.5 2.0 v forward voltage
5816 4-to-16 line latched decoder/drivers 115 northeast cutoff, box 15036 worcester, massachusetts 01615-0036 (508) 853-5000 information present at the inputs is transferred to the latches when the strobe is high. the latches will continue to accept new data as long as the strobe is held high. with the strobe in the low state, no information can be loaded into the latches. depending on the four address inputs, the 4-to-16 line decoder enables one of the 16 output sink drivers. when the output enable is high, all of the outputs are disabled (off) without affecting the informa- tion stored in the latches. when the out- put enable is low, the outputs are con- trolled by the information in the latches. when the chip enable is low, all of the outputs are disabled (off). with two de- coder/drivers and an inverter, the chip enable function can be used for 5-to-32 line decoding applications. q o = the output condition prior to the high-to-low transition of the strobe input. x = irrelevant clear strobe output enable in n out n a c bc b g d e f a c b g e p/o dwg. no. a-10,895a timing conditions (logic levels are v dd and ground) a. minimum data active time before strobe enabled (data set-up time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 ns b. minimum data active time after strobe disabled (data hold time) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 ns c. minimum strobe pulse duration . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125 ns d. typical time between strobe activation and output on to off transition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 ns e. typical time between strobe activation and output off to on transition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 ns g. minimum data pulse duration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 225 ns truth table chip in d in c in b in a output outputs strobe enable (msb) (lsb) enable (off unless otherwise specified) 1100000 out 0 on 1100010 out 1 on 1100100 out 2 on 1100110 out 3 on 1101000 out 4 on 1101010 out 5 on 1101100 out 6 on 1101110 out 7 on 1110000 out 8 on 1110010 out 9 on 1110100 out 10 on 1110110 out 11 on 1111000 out 12 on 1111010 out 13 on 1111100 out 14 on 1111110 out 15 on 0 1 x xxx 0 q o x 0 x x x x x all off x x x x x x 1 all off
|
