View HT16528_4630410.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HT16528 dot character vfd controller & driver ordering information part number package information HT16528-001 144-pin plastic lqfp (fine pitch) (20mm 20mm), standard rom (rom code: 001) HT16528-002 144-pin plastic lqfp (fine pitch) (20mm 20mm), standard rom (rom code: 002) HT16528-003 144-pin plastic lqfp (fine pitch) (20mm 20mm), standard rom (rom code: 003) rev. 1.10 1 july 5, 2011 features logic voltage: 2.7v~5.5v high voltage: 80v (max.) provides a driving segment for cursor display (48 units) alphanumeric and symbolic display through built-in rom 808-bit display ram on chip rom (58 dot), in total 240 characters, plus 8 user-defined characters customized rom acceptable display contents: - 16 columns by 2 (1) rows + 32 (16) cursors - 20 columns by 2 (1) rows + 40 (20) cursors - 24 columns by 2 (1) rows + 48 (24) cursors supports display output (80-segment & 24-grid) supports m68 parallel data input/output (switchable 4-bit and 8-bit) i80 parallel data input/output (switch - able 4-bit and 8-bit) or serial data input/output built-in oscillation circuit 144-pin lqfp package general description the HT16528 is a vacuum fluorescent display, vfd controller/driver with dot matrix vfd display. it consists of 80 segment output lines and 24 grid output lines. it can display up to 16c2l, 20c2l, 24c2l. the HT16528 has a character generator rom which stores up to 24058 dot characters. the HT16528 has serial/parallel interface. this vfd controller/driver is ideal as an mcu peripheral device. applications consumer products panel function control industrial measuring instrument panel function control other similar application panel function control
block diagram pin assignment HT16528 rev. 1.10 2 july 5, 2011 t e s t o t e s t i r l 2 r l 1 d l s d s 1 d s 0 m p u i m c s r s , s t r , w ( w r ) e ( r d ) , s c k s i , s o d b 0 ~ d b 3 d b 4 ~ d b 7 o s c i o s c o x o u t 4 4 r e s e t 8 8 7 i n s t r u c t i o n r e g i s t e r ( i r ) i n s t r u c t i o n d e c o r d e r a d d r e s s c o u n t e r d d r a m ( 8 0 x 8 b i t s ) 7 t i m i n g g e n e r a t o r 7 2 4 2 4 2 4 - b i t s h i f t r e g i s t e r 4 g r i d d r i v e r g 1 g 2 4 8 c r u s o r b l i n k c i r c u i t s e g m e n t d r i v e r s 1 s 8 0 8 8 7 7 c g r o m ( 2 4 8 x 5 x 8 b i t s ) 8 8 d a t a r e g i s t e r ( d r ) 7 p a r a l l e l t o s e r i a l d a t a c o n v e r t e r c g r a m ( 8 x 5 x 8 b i t s ) 5 8 0 - b i t o u t p u t l a t c h & r e g i s t e r 8 0 5 r e s e t c i r c u i t o s c v d d l g n d v h p g n d s d o , s l k , c l , l e i / o i n t e r f a c e 1 1 4 4 3 6 1 0 9 1 0 8 7 3 3 7 7 2 n c s 7 1 s 7 2 s 7 3 s 7 4 s 7 5 s 7 6 s 7 7 s 7 8 s 7 9 s 8 0 g 2 4 g 2 3 g 2 2 g 2 1 g 2 0 g 1 9 g 1 8 g 1 7 g 1 6 g 1 5 g 1 4 g 1 3 g 1 2 g 1 1 g 1 0 g 9 g 8 g 7 g 6 g 5 g 4 g 3 g 2 g 1 n c v h p g n d l g n d t e s t o c l k s d o l e c l r l 2 r l 1 c s m p u i m d b 7 d b 6 d b 5 d b 4 d b 3 d b 2 d b 1 d b 0 s i , s o e ( r d ) , s c k r s , s t r , w ( w r ) d s 0 d s 1 d l s t e s t i r e s e t o s c i o s c o x o u t v d d p g n d v h n c s 3 4 s 3 3 s 3 2 s 3 1 s 3 0 s 2 9 s 2 8 s 2 7 s 2 6 s 2 5 s 2 4 s 2 3 s 2 2 s 2 1 s 2 0 s 1 9 s 1 8 s 1 7 s 1 6 s 1 5 s 1 4 s 1 3 s 1 2 s 1 1 s 1 0 s 9 s 8 s 7 s 6 s 5 s 4 s 3 s 2 s 1 n c s 3 5 s 3 6 s 3 7 s 3 8 s 3 9 s 4 0 s 4 1 s 4 2 s 4 3 s 4 4 s 4 5 s 4 6 s 4 7 s 4 8 s 4 9 s 5 0 s 5 1 s 5 2 s 5 3 s 5 4 s 5 5 s 5 6 s 5 7 s 5 8 s 5 9 s 6 0 s 6 1 s 6 2 s 6 3 s 6 4 s 6 5 s 6 6 s 6 7 s 6 8 s 6 9 s 7 0 h t 1 6 5 2 8 1 4 4 l q f p - a
pin description pin name i/o description logic system (microprocessor interface) rs, st i when parallel mode is selected, this pin is utilized to select the register, either instruction reg - ister or data register. 0: ir (instruction register) 1: dr (data register) when serial mode is selected, this pin performs strobe input. data can be set as input when this signal goes 0. during the next rising edge of this signal, command processing is performed. e (rd ), sck i when m68 parallel mode is selected (e), this pin is write enable. writes data at the falling edge. when i80 parallel mode is selected (rd), this pin is read enable. when this pin is 2low2 , data is output to the data bus. when serial mode is selected, this pin is shift clock input, data will be written at the rising edge. cs i when this pin is 2low2, the device is active. osci osco i o connected to an external resistor to generate an oscillation frequency. xout o oscillator signal output pin r, w (wr ) i when m68 parallel mode is selected (r, w), this pin is data mode select pin (0: write, 1: read). when i80 parallel mode is selected (wr ), this pin is a write enable pin. data will be written at rising edge signal. when serial mode is selected, connect this pin to 2hi2 or 2low2. read or write is chosen by instruction. si, so i/o when serial mode is selected, this pin is used as i/o pin. when parallel mode is selected, this pin needs to be connected to 2hi2 or 2low2. db0~db7 i/o when parallel mode is selected, these pins are used as i/o pins. data are stored sequentially, the first bit which is sent to the HT16528 is msb. if 4 bits mode is selected, only db4~db7 are used. reset i initialize all the internal register and commands. all segments and digits are fixed pgnd. ds0, ds1 i set the duty ratio. duty ratio will determine the number of grid. the relationship between duty ratio and these pins is shown in table 1-1. im i select interface mode (parallel mode or serial mode) 0: serial mode 1: parallel mode in parallel mode, instruction will determine the length of word. mpu i select interface mode (i80 type cpu mode or m68 type cpu mode) 0: i80 type cpu mode 1: m68 type cpu mode dls i select number of display line when power on reset or resetting. 0: select 1 line (n=0), 2n2 is display line select flag in function set command. 1: select 2 line (n=1) rl1, rl2 i set segment outputs pin assignment. the selection table is listed as table 1-2 & table 1-7 testi i 0 or open: normal operation mode 1: test mode testo o for ic testing only, leave this pin open. logic system ( to external extension driver) sdo o serial data output for extension digit driver. slk o shift clock pulse for extension digit driver. active during rising edge HT16528 rev. 1.10 3 july 5, 2011
pin name i/o description cl o clear signal for extension digit driver, active low. the digit data stored in the latch register of the extension driver are output when this signal is 2hi2, if this signal is 2low2, extension driver outputs are 2low2. le o latch enable signal for extension digit driver. output pins g1~g24 o high-voltage output, grid output pins. s1~s80 o high-voltage output, segment output pins. power system vdd ? pins for logic circuit lgnd ? lgnd is ground pin for logic circuit vh ? power supply pins for vfd driver circuit pgnd ? pgnd is ground pin for vfd driver circuit table 1-1. duty ratio setting ds0 ds1 duty ratio 0 0 1/16 (# of grid = 16) 0 1 1/24 (# of grid = 24) 1 0 1/20 (# of grid = 20) 1 1 1/40 (# of grid = 40)* note: * when setting to 1/40 duty mode, use the external extension grid driver. table 1-2. segment setting: 2 line display (n=1) rl1 rl2 table no. 0 0 table 1-3 0 1 table 1-4 1 0 table 1-5 1 1 table 1-6 HT16528 rev. 1.10 4 july 5, 2011
table 1-3. the number of segment pins 1 no. name no. name no. name no. name 1 vh 37 nc 73 s35 109 nc 2 pgnd 38 s1 74 s36 110 s71 3 vdd 39 s2 75 s37 111 s72 4 xout 40 s3 76 s38 112 s73 5 osco 41 s4 77 s39 113 s74 6 osci 42 s5 78 s40 114 s75 7 reset 43 s6 79 s41 115 s76 8 testi 44 s7 80 s42 116 s77 9 dls 45 s8 81 s43 117 s78 10 ds1 46 s9 82 s44 118 s79 11 ds0 47 s10 83 s45 119 s80 12 r, w (wr ) 48 s11 84 s46 120 g24 13 rs, st 49 s12 85 s47 121 g23 14 e (rd ), sck 50 s13 86 s48 122 g22 15 si, so 51 s14 87 s49 123 g21 16 db0 52 s15 88 s50 124 g20 17 db1 53 s16 89 s51 125 g19 18 db2 54 s17 90 s52 126 g18 19 db3 55 s18 91 s53 127 g17 20 db4 56 s19 92 s54 128 g16 21 db5 57 s20 93 s55 129 g15 22 db6 58 s21 94 s56 130 g14 23 db7 59 s22 95 s57 131 g13 24 im 60 s23 96 s58 132 g12 25 mpu 61 s24 97 s59 133 g11 26 cs 62 s25 98 s60 134 g10 27 rl1 63 s26 99 s61 135 g9 28 rl2 64 s27 100 s62 136 g8 29 cl 65 s28 101 s63 137 g7 30 le 66 s29 102 s64 138 g6 31 sdo 67 s30 103 s65 139 g5 32 slk 68 s31 104 s66 140 g4 33 testo 69 s32 105 s67 141 g3 34 lgnd 70 s33 106 s68 142 g2 35 pgnd 71 s34 107 s69 143 g1 36 vh 72 nc 108 s70 144 nc HT16528 rev. 1.10 5 july 5, 2011
table 1-4. the number of segment pins 2 no. name no. name no. name no. name 1 vh 37 nc 73 s6 109 nc 2 pgnd 38 s40 74 s5 110 s71 3 vdd 39 s39 75 s4 111 s72 4 xout 40 s38 76 s3 112 s73 5 osc 41 s37 77 s2 113 s74 6 osci 42 s36 78 s1 114 s75 7 reset 43 s35 79 s41 115 s76 8 testi 44 s34 80 s42 116 s77 9 dls 45 s33 81 s43 117 s78 10 ds1 46 s32 82 s44 118 s79 11 ds0 47 s31 83 s45 119 s80 12 r, w (wr ) 48 s30 84 s46 120 g24 13 rs, st 49 s29 85 s47 121 g23 14 e (rd ), sck 50 s28 86 s48 122 g22 15 si, so 51 s27 87 s49 123 g21 16 db0 52 s26 88 s50 124 g20 17 db1 53 s25 89 s51 125 g19 18 db2 54 s24 90 s52 126 g18 19 db3 55 s23 91 s53 127 g17 20 db4 56 s22 92 s54 128 g16 21 db5 57 s21 93 s55 129 g15 22 db6 58 s20 94 s56 130 g14 23 db7 59 s19 95 s57 131 g13 24 im 60 s18 96 s58 132 g12 25 mpu 61 s17 97 s59 133 g11 26 cs 62 s16 98 s60 134 g10 27 rl1 63 s15 99 s61 135 g9 28 rl2 64 s14 100 s62 136 g8 29 cl 65 s13 101 s63 137 g7 30 le 66 s12 102 s64 138 g6 31 sdo 67 s11 103 s65 139 g5 32 slk 68 s10 104 s66 140 g4 33 testo 69 s9 105 s67 141 g3 34 lgnd 70 s8 106 s68 142 g2 35 pgnd 71 s7 107 s69 143 g1 36 vh 72 nc 108 s70 144 nc HT16528 rev. 1.10 6 july 5, 2011
table 1-5. the number of segment pins 3 no. name no. name no. name no. name 1 vh 37 nc 73 s75 109 nc 2 pgnd 38 s41 74 s76 110 s10 3 vdd 39 s42 75 s77 111 s9 4 xout 40 s43 76 s78 112 s8 5 osco 41 s44 77 s79 113 s7 6 osci 42 s45 78 s80 114 s6 7 reset 43 s46 79 s40 115 s5 8 testi 44 s47 80 s39 116 s4 9 dls 45 s48 81 s38 117 s3 10 ds1 46 s49 82 s37 118 s2 11 ds0 47 s50 83 s36 119 s1 12 r, w (wr ) 48 s51 84 s35 120 g24 13 rs, st 49 s52 85 s34 121 g23 14 e (rd ), sck 50 s53 86 s33 122 g22 15 si, so 51 s54 87 s32 123 g21 16 db0 52 s55 88 s31 124 g20 17 db1 53 s56 89 s30 125 g19 18 db2 54 s57 90 s29 126 g18 19 db3 55 s58 91 s28 127 g17 20 db4 56 s59 92 s27 128 g16 21 db5 57 s60 93 s26 129 g15 22 db6 58 s61 94 s25 130 g14 23 db7 59 s62 95 s24 131 g13 24 im 60 s63 96 s23 132 g12 25 mpu 61 s64 97 s22 133 g11 26 cs 62 s65 98 s21 134 g10 27 rl1 63 s66 99 s20 135 g9 28 rl2 64 s67 100 s19 136 g8 29 cl 65 s68 101 s18 137 g7 30 le 66 s69 102 s17 138 g6 31 sdo 67 s70 103 s16 139 g5 32 slk 68 s71 104 s15 140 g4 33 testo 69 s72 105 s14 141 g3 34 lgnd 70 s73 106 s13 142 g2 35 pgnd 71 s74 107 s12 143 g1 36 vh 72 nc 108 s11 144 nc HT16528 rev. 1.10 7 july 5, 2011
table 1-6. the number of segment pins 4 no. name no. name no. name no. name 1 vh 37 nc 73 s46 109 nc 2 pgnd 38 s80 74 s45 110 s10 3 vdd 39 s79 75 s44 111 s9 4 xout 40 s78 76 s43 112 s8 5 osco 41 s77 77 s42 113 s7 6 osci 42 s76 78 s41 114 s6 7 reset 43 s75 79 s40 115 s5 8 testi 44 s74 80 s39 116 s4 9 dls 45 s73 81 s38 117 s3 10 ds1 46 s72 82 s37 118 s2 11 ds0 47 s71 83 s36 119 s1 12 r, w (wr ) 48 s70 84 s35 120 g24 13 rs, st 49 s69 85 s34 121 g23 14 e (rd ), sck 50 s68 86 s33 122 g22 15 si, so 51 s67 87 s32 123 g21 16 db0 52 s66 88 s31 124 g20 17 db1 53 s65 89 s30 125 g19 18 db2 54 s64 90 s29 126 g18 19 db3 55 s63 91 s28 127 g17 20 db4 56 s62 92 s27 128 g16 21 db5 57 s61 93 s26 129 g15 22 db6 58 s60 94 s25 130 g14 23 db7 59 s59 95 s24 131 g13 24 im 60 s58 96 s23 132 g12 25 mpu 61 s57 97 s22 133 g11 26 cs 62 s56 98 s21 134 g10 27 rl1 63 s55 99 s20 135 g9 28 rl2 64 s54 100 s19 136 g8 29 cl 65 s53 101 s18 137 g7 30 le 66 s52 102 s17 138 g6 31 sdo 67 s51 103 s16 139 g5 32 slk 68 s50 104 s15 140 g4 33 testo 69 s49 105 s14 141 g3 34 lgnd 70 s48 106 s13 142 g2 35 pgnd 71 s47 107 s12 143 g1 36 vh 72 nc 108 s11 144 nc HT16528 rev. 1.10 8 july 5, 2011
table 1-7. segment setting: 1 line display (n=0) rl1 rl2 table no. dont care 0 table 1-8 dont care 1 table 1-9 table 1-8. the number of segment pins 5 no. name no. name no. name no. name 1 vh 37 nc 73 s35 109 nc 2 pgnd 38 s1 74 s36 110 dont use 3 vdd 39 s2 75 s37 111 4 xout 40 s3 76 s38 112 5 osco 41 s4 77 s39 113 6 osci 42 s5 78 s40 114 7 reset 43 s6 79 dont use 115 8 testi 44 s7 80 116 9 dls 45 s8 81 117 10 ds1 46 s9 82 118 11 ds0 47 s10 83 119 12 r, w (wr ) 48 s11 84 120 g24 13 rs, st 49 s12 85 121 g23 14 e (rd ), sck 50 s13 86 122 g22 15 si, so 51 s14 87 123 g21 16 db0 52 s15 88 124 g20 17 db1 53 s16 89 125 g19 18 db2 54 s17 90 126 g18 19 db3 55 s18 91 127 g17 20 db4 56 s19 92 128 g16 21 db5 57 s20 93 129 g15 22 db6 58 s21 94 130 g14 23 db7 59 s22 95 131 g13 24 im 60 s23 96 132 g12 25 mpu 61 s24 97 133 g11 26 cs 62 s25 98 134 g10 27 rl1 63 s26 99 135 g9 28 rl2 64 s27 100 136 g8 29 cl 65 s28 101 137 g7 30 le 66 s29 102 138 g6 31 sdo 67 s30 103 139 g5 32 slk 68 s31 104 140 g4 33 testo 69 s32 105 141 g3 34 lgnd 70 s33 106 142 g2 35 pgnd 71 s34 107 143 g1 36 vh 72 nc 108 144 nc HT16528 rev. 1.10 9 july 5, 2011
table 1-9. the number of segment pins 6 no. name no. name no. name no. name 1 vh 37 nc 73 s6 109 nc 2 pgnd 38 s40 74 s5 110 dont use 3 vdd 39 s39 75 s4 111 4 xout 40 s38 76 s3 112 5 osco 41 s37 77 s2 113 6 osci 42 s36 78 s1 114 7 reset 43 s35 79 dont use 115 8 testi 44 s34 80 116 9 dls 45 s33 81 117 10 ds1 46 s32 82 118 11 ds0 47 s31 83 119 12 r, w (wr ) 48 s30 84 120 g24 13 rs, st 49 s29 85 121 g23 14 e (rd ), sck 50 s28 86 122 g22 15 si, so 51 s27 87 123 g21 16 db0 52 s26 88 124 g20 17 db1 53 s25 89 125 g19 18 db2 54 s24 90 126 g18 19 db3 55 s23 91 127 g17 20 db4 56 s22 92 128 g16 21 db5 57 s21 93 129 g15 22 db6 58 s20 94 130 g14 23 db7 59 s19 95 131 g13 24 im 60 s18 96 132 g12 25 mpu 61 s17 97 133 g11 26 cs 62 s16 98 134 g10 27 rl1 63 s15 99 135 g9 28 rl2 64 s14 100 136 g8 29 cl 65 s13 101 137 g7 30 le 66 s12 102 138 g6 31 sdo 67 s11 103 139 g5 32 slk 68 s10 104 140 g4 33 testo 69 s9 105 141 g3 34 lgnd 70 s8 106 142 g2 35 pgnd 71 s7 107 143 g1 36 vh 72 nc 108 144 nc HT16528 rev. 1.10 10 july 5, 2011
HT16528 connect to vfd as below figure HT16528 rev. 1.10 11 july 5, 2011 HT16528
approximate internal connections absolute maximum ratings logic supply voltage .................v ss -0.3v to v ss +6.0v driver supply v oltage .................v ss -0.3v to v ss +88v input v oltage..............................v ss -0.3v to v dd +0.3v output v oltage...........................v ss -0.3v to v dd +0.3v driver output v oltage............................v ss -0.3v to v h driver output current ......................................... 50ma driver output current (t otal) ...................500 (est.) ma storage temperature ............................ -55c to 125c operating temperature ........................... -40c to 85c note: these are stress ratings only. stresses exceeding the range specified under 2 absolute maximum ratings 2 may cause substantial damage to the device. functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability. HT16528 rev. 1.10 12 july 5, 2011 v d d l g n d ( m p u ) ( r s , s t ) ( c s ) ( d l s ) ( d s 0 ) ( d s 1 ) ( i m ) ( r l 1 ) ( r l 2 ) ( t e s t i ) v d d l g n d v d d l g n d s 1 ~ s 8 0 , g 1 ~ g 2 4 v h p g n d o s c o , o s c i , x o u t d 0 ~ d 7 , s i , s o v d d s l k , e ( r d ) , r e s e t , ( r , w / w r ) s d o , s l k c l , l e , t e s t o x o u t o s c o o s c i
d.c. characteristics unless otherwise specified, v h =50v, v ss =v lgnd =v pgnd =0v, ta= -40c~85c symbol parameter test conditions min. typ. max. unit v dd conditions v dd logic supply voltage ? ? 2.7 5.0 5.5 v v h vfd supply voltage ? ? 20 ? 80 v i dd operating current 2.7v~5.5v no load, cpu non-access ? ? 1000 ma i h operating current 2.7v~5.5v no load ? ? 500 ma i loh hi-level leakage current 2.7v~5.5v logic except db0~db7, si, so, v in/out =v dd ? ? 1 ma i lol hi-level leakage current 2.7v~5.5v logic v in/out =v ss ? ? - 1 ma i ih hi-level input current 2.7v~5.5v test, v in =v dd 5 ? 500 ma i p pull-up mos current 2.7v~5.5v db0~db7, si, so 5 125 280 ma v ih1 2h2 input voltage 1 ? except e, sck, reset , r, w (wr ) 0.7v dd ? v dd v v il1 2l2 input voltage 1 ? except e,sck, reset , r, w (wr ) 0 ? 0.3v dd v v ih2 2h2 input voltage 2 ? e, sck, reset , r, w (wr ) 0.8v dd ? v dd v v il2 2l2 input voltage 2 ? e, sck, reset , r ,w (wr ) 0 ? 0.2v dd v v oh1 hi-level output voltage 2.7v~5.5v db0~db7, si,so, sdo, slk, le, cl , i ol1 = -0.1ma v dd -0.5 ? v dd v v ol1 low-level output voltage 2.7v~5.5v db0~db7, si,so, sdo, slk, le, cl , i ol1 = 0.1ma 0 ? v ss +0.5 v v oh21 hi-level output voltage 2.7v~5.5v s1~s80, i oh2 = -0.5ma 48 ? ? v v oh22 s1~s80, i oh2 = -1ma 46 ? ? v v oh2g g1~g24, i oh2 = -15ma 45 ? ? v v ol2 low-level output voltage 2.7v~5.5v s1~s80, g1~g24, i ol2 = 1ma ? ? 5 v a.c. characteristics unless otherwise specified, v h =50v, v ss =v lgnd =v pgnd =0v, ta= -40c~85c symbol parameter test conditions min. typ. max. unit v dd conditions f osc oscillation frequency 2.7v~5.5v r osc =56kw 392 560 728 khz f c oscillation frequency 2.7v~5.5v osci external clock 350 560 750 khz t r1 rise time 2.7v~5.5v c l = 50pf, s1~s80 ? ? 2.5 ms t r2 2.7v~5.5v c l =50pf, g1~g24 ? ? 0.25 ms t f fall time 2.7v~5.5v c l = 50pf, s1~s80, g1~g24 ? ? 2 ms switching timing HT16528 rev. 1.10 13 july 5, 2011 9 0 % 1 0 % s n , g n t f t r 1 , t r 2 1 0 % 9 0 %
timing conditions 1 for m68-type for parallel mode, write ta=25 c symbol parameter test conditions min. typ. max. unit v dd conditions t cycle enable cycle time 4.5v~5.5v e- ? e- 500 ? ? ns 2.7v~4.5v 1000 ? ? ns pw eh enable pulse width high 4.5v~5.5v e 230 ? ? ns 2.7v~4.5v 450 ? ? ns pw el enable pulse width low 4.5v~5.5v e 230 ? ? ns 2.7v~4.5v 450 ? ? ns t as ((rs), (r, w), (cs )) ? (e) setup time 4.5v~5.5v rs, r, w, cs ? e- 20 ? ? ns 2.7v~4.5v 60 ? ? ns t ah ((rs), (r, w)) ? (e) hold time 4.5v~5.5v e ? rs, r, w 10 ? ? ns 2.7v~4.5v 20 ? ? ns t ch (cs ) ? (e) hold time 4.5v~5.5v e ? cs 20 ? ? ns 2.7v~4.5v 40 ? ? ns t ds write data setup time 4.5v~5.5v data ? e- 80 ? ? ns 2.7v~4.5v 195 ? ? ns t dh write data hold time 4.5v~5.5v e ? data 10 ? ? ns 2.7v~4.5v 10 ? ? ns t wre reset pulse width 4.5v~5.5v ? 500 ? ? ns 2.7v~4.5v 500 ? ? ns m68-type for parallel mode, read ta=25 c symbol parameter test conditions min. typ. max. unit v dd conditions t cycle enable cycle time 4.5v~5.5v e- ? e- 500 ? ? ns 2.7v~4.5v 1000 ? ? ns pw eh enable pulse width high 4.5v~5.5v e 230 ? ? ns 2.7v~4.5v 450 ? ? ns pw el enable pulse width low 4.5v~5.5v e 230 ? ? ns 2.7v~4.5v 450 ? ? ns t as ((rs), (r, w), (cs )) ? (e) setup time 4.5v~5.5v rs, r, w, cs ? e- 20 ? ? ns 2.7v~4.5v 60 ? ? ns t ah ((rs), (r, w)) ? (e) hold time 4.5v~5.5v e ? rs, r, w 10 ? ? ns 2.7v~4.5v 30 ? ? ns t ch (cs ) ? (e) hold time 4.5v~5.5v e ? cs 20 ? ? ns 2.7v~4.5v 40 ? ? ns t dd read data setup time 4.5v~5.5v data ? e- ? ? 160 ns 2.7v~4.5v ? ? 360 ns t dhr read data hold time 4.5v~5.5v e ? data 5 ? ? ns 2.7v~4.5v 5 ? ? ns HT16528 rev. 1.10 14 july 5, 2011
parallel mode (m68 input) parallel mode (m68 output) note: the input signal rising time and falling time (t f , t r ) is specified at 15ns or less. all timing is specified using 20% and 80% of v dd as the reference. pw eh is specified as the overlap between cs being l and e. HT16528 rev. 1.10 15 july 5, 2011 r s r , w c s e d b 0 d b 7 t a s t a h p w e h p w e l t d s t d h r v a l i d d a t a t c y c e r s r , w c s e d b 0 d b 7 t a s t a h p w e h p w e l t d d t d h v a l i d d a t a t c y c e
timing conditions 2 for i80-type, parallel mode ta=25 c symbol parameter test conditions min. typ. max. unit v dd conditions t rh8 rs hold time 4.5v~5.5v rs 10 ? ? ns 2.7v~4.5v 20 ? ? ns t ch8 cs hold time 4.5v~5.5v cs 20 ? ? ns 2.7v~4.5v 40 ? ? ns t rs8 rs, cs setup time 4.5v~5.5v rs, cs 10 ? ? ns 2.7v~4.5v 30 ? ? ns t cyc8 system cycle time 4.5v~5.5v ? 200 ? ? ns 2.7v~4.5v 600 ? ? ns t cclw control 2l2 pulse width ( wr ) 4.5v~5.5v wr 30 ? ? ns 2.7v~4.5v 50 ? ? ns t cclr control 2l2 pulse width ( rd ) 4.5v~5.5v rd 70 ? ? ns 2.7v~4.5v 200 ? ? ns t cchw control 2h2 pulse width (wr ) 4.5v~5.5v wr 100 ? ? ns 2.7v~4.5v 200 ? ? ns t cchr control 2h2 pulse width (rd ) 4.5v~5.5v rd 100 ? ? ns 2.7v~4.5v 200 ? ? ns t ds8 data setup time 4.5v~5.5v db0~db7 30 ? ? ns 2.7v~4.5v 60 ? ? ns t dh8 data hold time 4.5v~5.5v db0~db7 10 ? ? ns 2.7v~4.5v 20 ? ? ns t acc8 rd access time 4.5v~5.5v db0~db7, c l =100pf ? ? 70 ns 2.7v~4.5v ? ? 140 ns t oh8 output disable time 4.5v~5.5v db0~db7, c l =100pf 5 ? ? ns 2.7v~4.5v 5 ? ? ns t wre reset pulse width 4.5v~5.5v ? 500 ? ? ns 2.7v~4.5v 500 ? ? ns HT16528 rev. 1.10 16 july 5, 2011
parallel mode (i80) note: the input signal rising time and falling time (t f , t r ) is specified at 15ns or less. all timing is specified using 20% and 80% of v dd as the reference. t cclw and t cclr are specified as the overlap between cs as l and wr and rd at the l level. timing conditions 3 for serial mode ta=25 c symbol parameter test conditions min. typ. max. unit v dd conditions t cyk shift clock cycle 4.5v~5.5v sck 500 ? ? ns 2.7v~4.5v 1000 ? ? ns t whk high-level shift clock pulse width 4.5v~5.5v sck 200 ? ? ns 2.7v~4.5v 300 ? ? ns t wlk low-level shift clock pulse width 4.5v~5.5v sck 200 ? ? ns 2.7v~4.5v 300 ? ? ns t hstbk shift clock hold time 4.5v~5.5v std ? sck 100 ? ? ns 2.7v~4.5v 150 ? ? ns t ds data setup time 4.5v~5.5v data ? sck- 100 ? ? ns 2.7v~4.5v 150 ? ? ns t dk data hold time 4.5v~5.5v sck- ? data 100 ? ? ns 2.7v~4.5v 150 ? ? ns t dkstb st hold time 4.5v~5.5v sck - ? st - 500 ? ? ns 2.7v~4.5v 750 ? ? ns t wstb st pulse width 4.5v~5.5v ? 500 ? ? ns 2.7v~4.5v 750 ? ? ns t wait wait time 4.5v~5.5v 8th clk - ? 1st clk 1 ? ? m s 2.7v~4.5v 1 ? ? m s t odo output data delay time 4.5v~5.5v st ? data ? ? 150 ns 2.7v~4.5v ? ? 300 ns HT16528 rev. 1.10 17 july 5, 2011 r s c s w r , r d d b 0 ~ d b 7 ( w r i t e ) d b 0 ~ d b 7 ( r e a d ) t f t r t r h 8 t c y c 8 t r s 8 t c c l r , t c c l w t d s 8 t a c c 8 t o h 8 t d h 8 t c c h r , t c c h w t f
symbol parameter test conditions min. typ. max. unit v dd conditions t odh output data hold time 4.5v~5.5v sck- ? data 5 ? ? ns 2.7v~4.5v 5 ? ? ns t wre reset pulse width 4.5v~5.5v ? 500 ? ? ns 2.7v~4.5v 500 ? ? ns serial mode (input) note: the input rise time and fall time (t r , t f ) is specified at 15ns or less. all timing is specified using 20% and 80% of v dd as the reference. serial mode (output) ac measurement point HT16528 rev. 1.10 18 july 5, 2011 t h s t b k t c y k t w h k t w l k t d s t d h s t s c k s i t d k s t b t w s t b t h s t b k t c y k t w h k t w l k t o d o t o d h s t s c k t d k s t b t w s t b s o t w r e v i h v o h v i l v o l i n p u t o u t p u t r e s e t r e s e t
timing condition for interface: m68, i80 and serial power on reset ta=25 c symbol parameter v dd min. typ. max. unit t res resetting time 2.7v~5.5v 100 ? ? ms t trdd vdd rising time 2.7v~5.5v 1 ? ? ms t off1 vdd off width 2.7v~5.5v 1 ? ? ms t off2 vdd off width 2.7v~5.5v 500 ? ? ns reset timing symbol parameter v dd min. typ. max. unit t rstd delay time after reset 2.7v~5.5v 100 ? ? ms t r reset rising time 2.7v~5.5v 1 ? ? ms t rst1 rst/pulse width low 2.7v~5.5v 1 ? ? ms t rst2 rst/pulse width low 2.7v~5.5v 500 ? ? ns HT16528 rev. 1.10 19 july 5, 2011 t o f f 1 v d d i n t e r n a l r e s e t t i m e 0 . 2 v 4 . 5 v t t r d d t r e s t o f f 2 r s , s t b t r s t d 0 . 2 v t r s t 1 4 . 5 v t r s t 2 t r r e s e t t i m e v o l t a g e v h v d d power supply connection sequence connect the pgnd and lgnd externally to have an equal potential voltage to avoid faulty connection, turn on the driver power supply (v h ) after turning on the logic power supply (v dd ). then turn off the logic power supply (v dd ) after turning off the driver power supply ( v h ). if the power connection sequence recommended by holtek is not followed, there s a possibility that the in - ternal logic transistors may be damaged.
functional description cpu interface HT16528 have 4 or 8-bit parallel interface or serial interface. these modes are selected by im pin. im=202: serial mode im=212: parallel mode cpu interface table im cs rs, st e (rd ), sck r, w (wr ) mpu si, so db0~db7 0 cs st sck note note si, so note 1 cs rs e (rd ) r, w (wr ) mpu note db0~db7 note: keep this pin hi or lo. registers (ir, dr) the HT16528 has two 8-bit registers, namely, an instruction register (ir) and a data register (dr). the ir register stores instruction code such as display clear and cursor shift. it also contains address information for display data ram (ddram) and character generator ram (cgram). the ir can only be written from the mpu. the dr temporarily stores data to be written into or read from the ddram or cgram. data written into the dr from the mpu is automati - cally written into the ddram or cgram by internal operation. the dr is also used for data storage when reading data from the ddram or cgram. when the address information is written into the ir, data is read and then stored into the dr from the ddram or cgram by internal operation. data transfer between the mpu is completed when the mpu reads the dr. after the read, data in ddram or cgram at the next address is sent to the dr for the next read from the mpu. these two registers can be selected by the register selector (rs) signal, (refer to cpu interface table). registers (ir, dr) table common m68 i80 register selection rs r, w rd wr 0 0 1 0 write ir data during internal operation (display clear, etc.) 0 1 0 1 read data to be busy flag (db7) and address counter (db6~db0) 1 0 1 0 write dr data (dr ? ddram, cgram) 1 1 0 1 read dr data (ddram, cgram ?dr) busy flag (read bf flag) busy flag data (db7) is always output as 202. address counter (ac) the address counter (ac) assigns address to both ddram and cgram. when an instruction address is written into the ir, the address information is sent from the ir to the ac. selection of either ddram or cgram is also determined concurrently by the instruction. after writing into (or read from) the ddram or cgram, the ac is automatically incremented by 1 (or decremented by 1). the cursor position are then output to db0~db6 when rs=0 and r, w=1 (refer to registers (ir, dr) table). HT16528 rev. 1.10 20 july 5, 2011
display data ram (ddram) the display data ram (ddram) stores display data represented in 8-bit character codes. its extended capacity is 80 8 bits or 80 characters. the area in the ddram that is not used for display can be used as general data ram. refer to ddram address table for the relationships between ddram address and positions on the vfd. the ddram address (add) is set in the address counter (ac) as hexadecimal. ddram address table high order bits low order bits ac6 ac5 ac4 ac3 ac2 ac1 ac0 hexadecimal hexadecimal example: ddram address 23fh2 0 1 1 1 1 1 1 3 f 1-line display (n=0) display position (digit) 1 2 3 4 5 6 79 80 ddram address 00 01 02 03 04 05 4e 4f (hexadecimal) when there are fewer than 80 display characters, the display begins at the head position. for example, if using only one HT16528, 24 characters are displayed. when display shift operation is performed, the ddram address shifts as shown in the following table. example: 1-line by 24-character display table display position (digit) 1 2 3 4 5 6 23 24 ddram address 00 01 02 03 04 05 16 17 (hexadecimal) for shift left 01 02 03 04 05 06 17 18 for shift right 4f 00 01 02 03 04 15 16 HT16528 rev. 1.10 21 july 5, 2011
2-line display (n=1) display position (digit) 1 2 3 4 5 6 39 40 ddram address 00 01 02 03 04 05 26 27 (hexadecimal) 40 41 42 43 44 45 66 67 when the number of display character is less than 40 2 lines, the 2 lines are displayed from the head. the first line end address and the second line start address are not consecutive. for example, if using only one HT16528, 24 characters 2 lines are displayed. when display shift operation is per - formed, the ddram address shifts as shown in the following table. example: 2-line by 24-character display table display position (digit) 1 2 3 4 5 6 23 24 ddram address 00 01 02 03 04 05 16 17 (hexadecimal) 40 41 42 43 44 45 56 57 for shift left 01 02 03 04 05 06 17 18 41 42 43 44 45 46 57 58 for shift right 27 00 01 02 03 04 15 16 67 40 41 42 43 44 55 56 40 characters2 line display the ddram stores the character code of each character being displayed on the vfd. valid ddram addresses are 00h to 27h and 40h to 67h. the ddram not used for display characters can be used as general purpose ram. the tables below show the relationship between the ddram address and the character position on the vfd display shift as shown in the following table. example: 2-line by 40-character display table display position (digit) 1 2 3 4 23 24 25 39 40 ddram address 00 01 02 03 16 17 18 26 27 (hexadecimal) 40 41 42 43 56 57 58 66 67 for shift left 01 02 03 04 17 18 19 27 00 41 42 43 44 57 58 59 67 40 for shift right 27 00 01 02 15 16 17 25 26 67 40 41 42 55 56 57 65 66 HT16528 display extension driver display HT16528 rev. 1.10 22 july 5, 2011
character generator rom (cgrom) cgrom for generating character patterns of 5 8 dots from 8-bit character codes, generates 240 type of character patterns. the character codes are shown on the following page. character codes 00h to 0fh are allocated to the cgram HT16528 rev. 1.10 23 july 5, 2011 0 1 2 3 4 5 6 7 8 9 a b c d e f 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 lsb msb ram0 ( cgram) ram1 (cgram) ram2 (cgram) ram3 (cgram) ram4 (cgram) ram5 (cgram) ram6 (cgram) ram7 (cgram) ram8 (cgram) ram9 (cgram) rama (cgram) ramb (cgram) ramc (cgram) ramd (cgram) rame (cgram) ramf (cgram) character code table 1 (rom code: 001)
HT16528 rev. 1.10 24 july 5, 2011 ram0 (cgram) 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 lsb msb ram1 ( cgram) ram2 (cgram) ram3 (cgram) ram4 (cgram) ram5 (cgram) ram6 (cgram) ram7 (cgram) ram8 (cgram) ram9 (cgram) rama (cgram) ramb (cgram) ramc (cgram) ramd (cgram) rame (cgram) ramf (cgram) character code table 2 (rom code: 002)
HT16528 rev. 1.10 25 july 5, 2011 0 1 2 3 4 5 6 7 8 9 a b c d e f 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 ram0 (cgram) ram1 (cgram) ram2 (cgram) ram3 (cgram) ram4 (cgram) ram5 (cgram) ram6 (cgram) ram7 (cgram) ram8 (cgram) ram9 (cgram) rama (cgram) ramb (cgram) ramc (cgram) ramd (cgram) rame (cgram) ramf (cgram) lsb msb character code table 3 (rom code: 003)
character generator ram (cgram) the cgram stores the pixel information (1=pixel on, 0=pixel off) for the eight user-define 5 8 characters. valid cgram addresses are 00h to 3fh. cgram not used to defined characters can be used as general purpose ram. character codes 00h~07h (or 08h~0fh) are assigned to the user-defined characters (see section 5.0 character font tables). the table below shows the relationship between the character codes, cgram addresses, and cgram data for each user-defined character. relationship between cgram address and character code (ddram) and 5 7 (with cursor) dot character patterns (cgram) note: 2x2 means dont care character code bits 0~2 correspond to cgram address bits 3~5 (3 bits: 8 types) cgram address bits 0~2 designate character pattern line position. the 8th line is the cursor position and its display is formed by a logical or with the cursor. maintain the 8th line data, corresponding to the cursor display position at 0 as the cursor display. if the 8th line data is 1, 1 bit will light up the 8th line regardless of the cursor presence. character pattern row position corresponds to cgram data bits 0~4 (bit 4 being at the left). cgram character patterns are selected when character code bits 4~7 are all 0. however, since character code bit 3 has no effect, the 2h2 display example above can be selected by either character code 00h or 08h. 1 for cgram data corresponds to display selection and 0 to non selection. timing generation circuit timing generation circuit generates timing signals for the operation of internal circuit such as ddram, cgram and cgrom. the ram reads the timing for display and the internal operation timing by mpu access are generated sepa - rately to avoid interfering with each other. therefore, when writing data to ddram, for example, there will be no unde - sirable interference, such as flickering, in areas other than the display area. HT16528 rev. 1.10 26 july 5, 2011 d 7 d 6 d 5 d 4 d 3 d 2 d 1 d 0 h i g h o r d e r b i t l o w o r d e r b i t 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 x x x x x x x x a 5 a 4 a 3 h i g h o r d e r b i t a 2 a 1 a 0 l o w o r d e r b i t d 7 d 6 d 5 d 4 d 3 d 2 d 1 d 0 h i g h o r d e r b i t l o w o r d e r b i t 1 1 1 1 1 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 x x x x x x x x x x x x x x x x x x x x x x x x 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 1 1 1 0 c u r s o r p o s i t i o n c u r s o r p o s i t i o n c u r s o r p o s i t i o n c h a r a c t e r p a t t e r n ( 1 ) c h a r a c t e r p a t t e r n ( 2 ) c h a r a c t e r p a t t e r n ( 8 ) c h a r a c t e r c o d e ( r a m d a t a ) c g r a m a d d r e s s c g r a m d a t a 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 x x x x x x x x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 x x x x x x x x 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 1 x x x x x x x x x x x x x x x x x x x x x x x x 0 0 1 0 1 0 0 1 0 1 0 0 0 1 0 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 x x x x x x x x x x x x x x x x x x x x x x x x 1 1 1 1 1 1 1 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0
vfd driver circuit vfd driver circuit consists of 24 grid signal drivers and 80 segment signal drivers. when the character font and number of digits are selected by hardware (ds0, ds1) at power on, the required grid signal drivers automatically output drive waveforms, while the other grid signal driver continue to output non-selection waveforms. sending serial data is latched when the display data character pattern corresponds to the last address of the display data ram (ddram). since serial data is latched when the display data character pattern corresponds to the starting address enters the in - ternal shift register, the HT16528 drives from the head display. cursor/blink control circuit cursor/blink control circuit generates the cursor or character blinking. the cursor or the blinking will appear with the digit located at the display data ram (ddram) address set in the address counter (ac). for example, when the address counter is 08h, the cursor position is displayed at ddram address 08h. note: the cursor or blinking appears when the address counter (ac) selects the character generator ram (cgram). however, the cursor and blinking become meaningless when the cursor or blinking is displayed in the meaningless position when ac is a cgram address. interface with cpu mode parallel data transfer m68 (im=1, mpu=1) this ic can interface (data transfer) with the cpu in 4 or 8 bits in m68 interface. however, the internal registers consist of 8 bits. using the db4 to db7 twice must perform data transfer in 4 bits. when using 4-bit parallel data transfer, db0 to db3 pins remain hi or low. the transfer order is initially from the higher 4 bits (d4 to d7) then followed by the lower 4 bits (d0 to d3). bf checks are performed before transferring the higher 4 bits. bf checks are not required before transferring the lower 4 bits. HT16528 rev. 1.10 27 july 5, 2011 cursor/blink control table 1-line display 2-line display
4-bit data transfer (m68) 8-bit data transfer (m68) HT16528 rev. 1.10 28 july 5, 2011 r s r , w e d b 7 d b 6 d b 5 d b 4 i r 7 i r 6 i r 5 i r 4 i r 3 i r 2 i r 1 i r 0 i r 7 i r 6 i r 5 i r 4 i r 3 i r 2 i r 1 i r 0 b f = " 0 " i r 6 i r 5 i r 4 i r 3 i r 2 i r 1 i r 0 d 7 d 6 d 5 d 4 d 3 d 2 d 1 d 0 w r i t e i n s t r u c t i o n w r i t e i n s t r u c t i o n r e a d i n s t r u c t i o n w r i t e d a t a r s r , w e d b 7 d b 6 d b 0 i r 7 b f = " 0 " d 7 w r i t e i n s t r u c t i o n i r 6 d 6 i r 0 d 0 w r i t e i n s t r u c t i o n r e a d i n s t r u c t i o n w r i t e d a t a i r 7 i r 6 i r 0 i r 6 i r 0
parallel mode for i80 (im=1, mpu=0) when setting 2 im=1, mpu=02 , i80 is selected. in the HT16528, each time data is sent from the mpu, a type of pipeline process between lsis is performed through the bus holder attached to internal data bus. 8-bit or 4-bit mode can be selected for i80 interface. however, the internal registers consist of 8 bits. db4 to db7 must be used twice for performing data transfer in 4-bit mode. when using 4-bit parallel data transfer, db0 to db3 pins re - main hi or low. the transfer order is started from the higher 4 bits (d4 to d7) then followed by the lower 4 bits (d0 to d3). there is a certain restriction in the read sequence of this display data ram. please be advised that data of the specified address is not generated by the read instruction issued immediately after the address setup. this data is generated in data read for the second time. thus, a dummy read is required whenever the address setup or write cycle operation is selected. this relationship is shown in the following figure. 4-bit data transfer (i80) 8-bit data transfer (i80) HT16528 rev. 1.10 29 july 5, 2011 ir7 ir6 ir1 ir0 db7 db6 db1 db0 ir7 ir6 ir1 ir0 ir1 ir0 ir6 d7 d6 d1 d0 d7 d6 d1 d0 d7 d6 d1 d0 rd wr rs instruction write instruction write instruction read read dummy data read data write data bf=0
serial mode in the synchronous serial interface mode, instructions and data are sent between the host and the module using 8-bit bytes. two bytes are required per read/write cycle and are transmitted msb first. the start byte contains 5 high bits, the read/write (r/w) control bit, the register select (rs) control bit, and a low bit. the subsequent byte contains the in - struction/data bits. the r/w bit determines whether the cycle is a read (high) or a write (low) cycle. the rs bit is used to identify the second byte as an instruction (low) or data (high). this mode uses the strobe (st ) control signal, serial clock (sck) input, and serial i/o (si/so) line to transfer informa - tion. in a write cycle, bits are clocked into the module on the rising edge of sck. in a read cycle, bits in the start byte are clocked into the module on the rising edge of sck. after a minimum wait time, each bit in the instruction/data byte can be read from the module after each falling edge of sck. each read/write cycle begins on the falling edge of st and ends on the rising edge. to be a valid read/write cycle, the st must go high at the end of the cycle. HT16528 rev. 1.10 30 july 5, 2011 d a t a w r i t e s c k s i s t 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 s y n c h r o n o u s b i t s s t a r t b y t e i n s t r u c t i o n / d a t a w a i t t i m e : t w a i t 1 m s d a t a r e a d s c k s i , s o s t s y n c h r o n o u s b i t s s t a r t b y t e r e a d d a t a 1 2 3 4 5 6 7 8 1 2 3 4 5 6 7 8 9 " 1 " " 1 " " 1 " " 1 " " 1 " r , w r s " 0 " d 7 d 6 d 5 d 4 d 3 d 2 d 1 d 0 " 1 " " 1 " " 1 " " 1 " " 1 " r , w r s " 0 " " 0 " b f i r 6 i r 5 i r 4 i r 3 i r 2 i r 1 i r 0
commands instruction rs r, w db7 db6 db5 db4 db3 db2 db1 db0 description clear display 0 0 0 0 0 0 0 0 0 1 clear all display, and sets the ddram ad - dress at 00h. cursor home 0 0 0 0 0 0 0 0 1 x sets the ddram ad - dress at 00h. also re - turns the display shifted to the original position. the ddram contents remain unchanged. entry mode set 0 0 0 0 0 0 0 1 i/d s sets the cursor direction and specifies the display shift. these operations are performed during writing/reading data. display on/off 0 0 0 0 0 0 1 d c b sets all display on/off(d), cursor on/off(c), cursor blink of character position (b). cursor or display shift 0 0 0 0 0 1 s/c r/l x x shifts display or cursor, w h i l e k e e p i n g t h e ddram contents. function 0 0 0 0 1 dl n x br1 br0 sets data length (in parallel data transfer) and number of line cgram address set 0 0 0 1 acg sets the address of the cgram. after that, data of the ddram is trans- ferred. ddram address set 0 0 1 add sets the address of the ddram. after that, data of the ddram is trans - ferred. read busy flag & address 0 1 bf=0 acc reads the busy flag (bf) and the address counter. bf is output as 202 al - ways. write data to cgram or ddram 1 0 write data writes data into the cgram of the ddram. read data from cgram or ddram 1 1 read dr data reads data from the cgram or ddram. note: i/d=1: increment, i/d=0: decrement s=1: display shift enable, s=0: cursor shift enable s/c=1: display shift, s/c=0: cursor shift r/l=1: right shift, r/l=0: left shift dl=1: 8bit, dl=0: 4bit br1, br0= (00: 100%) , (01: 75%) , (10: 50% ) , (11: 25%) 2x2: dont care acg: cgram address add: ddram address acc: address counter ddram: display data ram cgram: character generator ram HT16528 rev. 1.10 31 july 5, 2011
clear display rs r, w db7 db6 db5 db4 db3 db2 db1 db0 code 0 0 0 0 0 0 0 0 0 1 the instruction: fills all locations in the display data ram (ddram) with 20h (blank character). clears the contents of the address counter (acc) to 00h. sets display for zero character shifts (returns to original position). sets the address counter to point to the display data ram (ddram). if cursor is displayed, move cursor to the left most character in the top line (upper line). sets address counter (acc) to increment on each access to ddram or cgram. when resetting cursor home rs r, w db7 db6 db5 db4 db3 db2 db1 db0 code 0 0 0 0 0 0 0 0 1 x note: 2x2 dont care the instruction: clears the contents of the address counter (acc) to 00h. sets the address counter to point to the display data ram (ddram). sets display for zero character shifts (returns to original position). if cursor is displayed, move cursor to the left most character in the top line (upper line). entry mode rs r, w db7 db6 db5 db4 db3 db2 db1 db0 code 0 0 0 0 0 0 0 1 i/d s this instruction selects whether the cursor position increments or decrements after each ddram or cgram access and determines the direction the information on the display shifts after each ddram write. the instruction also enables or disables display shifts after each ddram write (information on the display does not shift after a ddram read or cgram access). the ddram, cgram, and cursor position are not affected by this instruction. i/d=0: the ac decrements after each ddram or cgram access. if s=1, the information on the display shifts to the right by one character position after each ddram write. i/d=1: the ac increments after each ddram or cgram access. if s=1, the information on the display shifts to the left by one character position after each ddram write. s=0: the display shift function is disabled. s=1: the display shift function is enabled. cursor move and display shift by the entry mode set i/d s after writing ddram data after reading ddram data 0 0 cursor moves one character to the left. cursor moves one character to the right. 1 0 cursor moves one character to the right. cursor moves one character to the right. 0 1 display shifts one character to the right without cursor movements. cursor moves one character to the left. 1 1 display shifts one character to the left without cursor movements. cursor moves one character to the right. when resetting HT16528 rev. 1.10 32 july 5, 2011
display on/off rs r, w db7 db6 db5 db4 db3 db2 db1 db0 code 0 0 0 0 0 0 1 d c b this instruction selects whether the display and cursor are on or off and selects whether or not the character at the cur - rent cursor position blinks. the ddram, cgram, and cursor position are not affected by this instruction. d=0: the display is off (display blank). d=1: the display is on (contents of the ddram is displayed). c=0: the cursor is off. c=1: the cursor is on (8th rows of pixels). b=0: the blinking character function is disabled. b=1: the blinking character function is enabled note: a character with all pixels on will alternate with the character displayed at the current cursor position at a 1hz rate with a 50% duty cycle. when resetting cursor or display shift rs r, w db7 db6 db5 db4 db3 db2 db1 db0 code 0 0 0 0 0 1 s/c r/l x x note: 2x2 dont care this instruction shifts the display and/or moves the cursor to the left or right, without reading or writing to the ddram. 2s/c2 bit selects movement of the cursor or movement of both cursor and display. s/c=1: shift both cursor and display. s/c=0: shift only the cursor. 2r/l2 bit selects whether moving the direction to the left or right of the display and/or cursor. r/l=1: shift one character right. r/l=0: shift one character left. cursor or display shift s/c r/l cursor position information on the display 0 0 decrements by one (left) no change 0 1 increments by one (right) no change 1 0 decrements by one (left) shifts on character position to the left 1 1 increments by one (right) shifts on character position to the right function set rs r, w db7 db6 db5 db4 db3 db2 db1 db0 code 0 0 0 0 1 dl n x br1 br0 note: 2x2 dont care this instruction sets the width of the data bus for the parallel interface modes, the number of display lines, and the lumi - nance level (brightness) of the vfd. ddram, cgram, and cursor position are not affected by this instruction. dl=0: sets the data bus width for the parallel interface modes to 4-bit (db7~db4). dl=1: sets the data bus width for the parallel interface modes to 8-bit (db7~db0). n=0: sets the number of display lines to 1 (this setting is not recommended, using segment output s1~s40, s41~s80 fixed to low level). n=1: sets the number of display lines to 2 (using segment output s1~s80). HT16528 rev. 1.10 33 july 5, 2011
br1, br0 flag is brightness control for the vfd to modulate the pulse width of the segment output as follows. t dsp @200ms, t blk @10ms br1 br0 brightness t p 0 0 100% t dsp 1.00 0 1 75% t dsp 0.75 1 0 50% t dsp 0.50 1 1 25% t dsp 0.25 when resetting cgram address set this instruction places the 6-bit cgram address specified by db5~db0 into the cursor position. subsequent data writes (reads) will be to (from) the cgram. the ddram and cgram contents are not affected by this instruction. when resetting: dont care. HT16528 rev. 1.10 34 july 5, 2011 note: 2n2 means number of grid, t=nx (t dsp +t blk )
ddram address set this instruction places the 7-bit ddram address specified by db6~db0 into the cursor position. subsequent data writes (reads) will be to (from) the ddram. the ddram and cgram contents are not affected by this instruction. valid ddram address ranges number of character address range 1st line 40 00h~27h 2nd line 40 40h~67h when resetting: dont care. read busy flag and address this instruction reads the busy flag (bf)* and the value of address counter in binary 2aaaaaaa2 . this address coun - ter is used by the cgram and ddram addresses, its value is determined by the previous instruction. the address counter contents are the same as for instructions 2 cgram address set2 and 2 ddram address set2. note: 2*2 means the busy flag (bf) always outputs a 202. write data to the cgram or ddram this instruction writes the 8-bit data byte on db7~db0 into the ddram or cgram location addressed by the cursor position. the most recent ddram or cgram address set instruction determines whether the write is to the ddram or cgram. this instruction also increments or decrements the cursor position and shifts the display according to the i/d and s bits set by the entry mode set instruction. read data from cgram or ddram this instruction reads the 8-bit data byte from the ddram or cgram location addressed by the cursor position on db7~db0. the most recent ddram or cgram address set instruction determines whether the read is from the ddram or cgram. this instruction also increments or decrements the cursor position and shifts the display accord - ing to the i/d and s bits set by the entry mode set instruction. before sending this instruction, a ddram or cgram ad - dress set instruction should be executed to set the cursor position to the desired ddram or cgram address to be read. after reading one data, the value of the address is automatically increased or decreased by 1 according to the selection by 2entry mode2. note: the address counter is automatically increased or decreased by 1 after a data write instruction to the cgram or ddram are executed. but at this moment the data to be pointed to by the address counter cannot be read if a data read instruction is executed. therefore, to read data correctly, executing an address set instruction or cursor shift instruction (the only case of a ddram data read) just before reading, or reading the second data in case of reading data continuously by executing a read data instruction. HT16528 rev. 1.10 35 july 5, 2011
power on reset after a power-on reset, the module is initialize to the following conditions: all ddram locations are set to 20h (character code for a space). the cursor position is set to ddram address 00h the relationship between ddram addresses and character positions on the vfd is set to the non-shifted position. entry mode set instruction bits: i/d=1: the cursor position increments after each ddram or cgram access. if s=1, the information on the display shifts to the left by one character position after each ddram write. s=0: the display shift function is disabled. display on/off control instruction bits: d=0: the display is off (display blank). c=0: the cursor is off. b=0: the blinking character function is disabled. function set instruction bits: dl=1: sets the data bus width for the parallel interface modes to 8 bits (db7~db0). n=1: number of display lines is set to 2. br1, br0=0,0: sets the luminance level to 100%. mpu interface, duty ratio selection are based on the following table. relationship between status of HT16528 and pin selection at power on reset pin name function remark test im ds1 ds0 1 x x x self test mode this is effective on aging. 0 or open 0 x x serial interface si, so, sck, st 0 or open 1 x x parallel interface rs, e, r, w, db7~db4 or db7~db0 0 or open x 0 0 duty= 1/16 (16c1 or 2l display) it s not necessary to use the extension driver. the number of line is selected by instruction. 0 or open x 0 1 duty= 1/20 (20c1 or 2l display) 0 or open x 1 0 duty= 1/24 (24c1 or 2l display) 0 or open x 1 1 duty= 1/40 (40c1 or 2l display) extension driver should be used. the number of line is selected by instruction. HT16528 rev. 1.10 36 july 5, 2011
example (8-bit data parallel, data increment mode) initialization sequence & data set initialization programming example & data set (m68 series mpu) rs r, w d7 d6 d5 d4 d3 d2 d1 d0 description power on 0 0 0 0 1 1 1 x 0 1 function set data length: 8 bits display line number: 2 lines vfd brightness: 75% 0 0 0 1 0 0 0 0 0 0 cgram address set to 00h 1 0 x x x d d d d d write data to cgram 64 bytes (8 characters) x x x d d d d d | | | | | | | | x x x d d d d d 0 0 1 0 0 0 0 0 0 0 ddram address set to 00h 1 0 d d d d d d d d write data to ddram 80 bytes (80 characters) d d d d d d d d | | | | | | | | d d d d d d d d 0 0 0 0 0 0 1 1 0 0 display on/off display on, cursor off, cursor blink off HT16528 rev. 1.10 37 july 5, 2011
application circuits note: the vh value depends on the fluorescent display tube used. adjust the value of the constants r1 and zd to the power supply voltage used. r osc =56kw for oscillator resistor . HT16528 rev. 1.10 38 july 5, 2011 mcu s1~s80 g1-24 vh vdd cs e(rd),sck r1 c1 vh HT16528 rs,st le slk zd 5x8 dot matrix fluorescent display tube g25~g40 cl sdo external extension grid driver r,w(wr) si,so ds0,ds1 im mpu dls rl1,rl2 reset db0~db7 osci osci r osc lgnd p gnd vdd
package information 144-pin lqfp (20mm 20mm) outline dimensions symbol dimensions in inch min. nom. max. a 0.862 ? 0.870 b 0.783 ? 0.791 c 0.862 ? 0.870 d 0.783 ? 0.791 e ? 0.020 ? f ? 0.008 ? g 0.053 ? 0.057 h ? ? 0.063 i ? 0.004 ? j 0.018 ? 0.030 k 0.004 ? 0.008 a 0 ? 7 symbol dimensions in mm min. nom. max. a 21.90 ? 22.10 b 19.90 ? 20.10 c 21.90 ? 22.10 d 19.90 ? 20.10 e ? 0.50 ? f ? 0.20 ? g 1.35 ? 1.45 h ? ? 1.60 i ? 0.10 ? j 0.45 ? 0.75 k 0.10 ? 0.20 a 0 ? 7 HT16528 rev. 1.10 39 july 5, 2011 1 1 4 4 3 6 1 0 9 a b 1 0 8 7 3 c d 3 7 7 2 e f g h i j k a
HT16528 rev. 1.10 40 july 5, 2011 copyright 2011 by holtek semiconductor inc. the information appearing in this data sheet is believed to be accurate at the time of publication. however, holtek as - sumes no responsibility arising from the use of the specifications described. the applications mentioned herein are used solely for the purpose of illustration and holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. holtek s products are not authorized for use as critical components in life support devices or systems. holtek reserves the right to alter its products without prior notification. for the most up-to-date information, please visit our web site at http://www.holtek.com.tw. holtek semiconductor inc. (headquarters) no.3, creation rd. ii, science park, hsinchu, taiwan tel: 886-3-563-1999 fax: 886-3-563-1189 http://www.holtek.com.tw holtek semiconductor inc. (taipei sales office) 4f-2, no. 3-2, yuanqu st., nankang software park, taipei 115, taiwan tel: 886-2-2655-7070 fax: 886-2-2655-7373 fax: 886-2-2655-7383 (international sales hotline) holtek semiconductor inc. (shenzhen sales office) 5f, unit a, productivity building, no.5 gaoxin m 2nd road, nanshan district, shenzhen, china 518057 tel: 86-755-8616-9908, 86-755-8616-9308 fax: 86-755-8616-9722 holtek semiconductor (usa), inc. (north america sales office) 46729 fremont blvd., fremont, ca 94538 tel: 1-510-252-9880 fax: 1-510-252-9885 http://www.holtek.com

▲Up To Search▲

Price & Availability of HT16528

	To Download HT16528 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .