![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
p r e l i m i n a r y d a t a coolset?-f2 ice2a765p ICE2B765P off-line smps current mode controller with integrated 650v coolmos? never stop thinking. power management & supply datasheet, version 2.0, august 2001
edition 2001-08-20 published by infineon technologies ag, st.-martin-strasse 53, d-81541 mnchen ? infineon technologies ag 1999. all rights reserved. attention please! the information herein is given to describe certain components and shall not be considered as warranted char- acteristics. terms of delivery and rights to technical change reserved. we hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein. infineon technologies is an approved cecc manufacturer. information for further information on technology, delivery terms and conditions and prices please contact your nearest infin- eon technologies office in germany or our infineon technologies representatives worldwide (see address list). warnings due to technical requirements components may contain dangerous substances. for information on the types in question please contact your nearest infineon technologies office. infineon technologies components may only be used in life-support devices or systems with the express written approval of infineon technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. if they fail, it is reasonable to assume that the health of the user or other persons may be endangered. for questions on technology, delivery and prices please contact the infineon technologies offices in germany or the infineon technologies companies and representatives worldwide: see our webpage at http:// www.infineon.com coolmos?, coolset? are trademarks of infineon technologies ag. coolset?-f2 revision history: 2001-08-20 datasheet previous version: v1.2 page subjects (major changes since last revision) ice2a765p is added we listen to your comments any information within this document that you feel is wrong, unclear or missing at all? your feedback will help us to continuously improve the quality of this document. please send your proposal (including a reference to this document) to: mcdocu.comments@infineon.com datasheet 3 august 2001 preliminary data type ordering code package u ds f osc r dson 1) 1) typ. value @ t=25c 230vac 15% 2) 2) maximum practical continous power in an open frame design at 75c ambient, tj=125c, rth=2.7k/w 85-265 vac 2) ice2a765p q67040-s4533 p-to-220-6-3 650v 100khz 0.5 ? 240w 130w ICE2B765P q67040-s4532 p-to-220-6-3 650v 67khz 0,5 ? 240w 130w coolset?-f2 ice2a765p ICE2B765P p-to220-6-3 preliminary specification c soft start c vcc r start-up vcc - converter dc output + coolset?-f2 snubber power management protection unit soft-start control pwm controller current mode fb 85 ... 270 vac drain feedback feedback typical application coolmos? pwm-controller low power standby precise low tolerance peak current limitation r sense isense gnd softs off-line smps current mode controller with integrated 650v coolmos? product highlights isolated drain package lowest standby power dissipation enhanced protection functions all with auto restart mode features 650v avalanche rugged coolmos ? only few external components required input undervoltage lockout 67khz/100khz switching frequency max duty cycle 72% low power standby mode to support ? blue angle ? norm thermal shut down with auto restart overload and open loop protection overvoltage protection during auto restart adjustable peak current limitation via external resistor overall tolerance of current limiting < 5% internal leading edge blanking user defined soft start soft switching for low emi description the second generation coolset ? -f2 provides several special enhancements to satisfy the needs for low power standby and protection features. in standby mode frequency reduction is used to lower the power consumption and support a stable output voltage in this mode. the frequency reduction is limited to 20khz / 21.5 khz (typ.) to avoid audible noise. in case of failure modes like open loop, overvoltage or overload due to short circuit the device switches in auto restart mode which is controlled by the internal protection unit. by means of the internal precise peak current limitation the dimension of the transformer and the secondary diode can be lower which leads to more cost efficiency. coolset ? -f2 ice2a765p ICE2B765P table of contents page preliminary specification datasheet 4 august 2001 preliminary data 1 pin configuration and functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 1.1 pin configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 1.2 pin functionality . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 2 representative blockdiagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 3 functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 3.1 power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 3.2 improved current mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 3.2.1 pwm-op . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 3.2.2 pwm-comparator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8 3.3 soft-start . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 3.4 oscillator and frequency reduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 3.4.1 oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 3.4.2 frequency reduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 3.5 current limiting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 3.5.1 leading edge blanking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .10 3.5.2 propagation delay compensation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 3.6 pwm-latch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 3.7 driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 3.8 protection unit (auto restart mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .12 3.8.1 overload & open loop with normal load . . . . . . . . . . . . . . . . . . . . . . . . .12 3.8.2 overvoltage due to open loop with no load . . . . . . . . . . . . . . . . . . . . . . .13 3.8.3 thermal shut down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .14 4 electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 4.1 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 4.2 thermal impedance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .15 4.3 operating range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 4.4 characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 4.4.1 supply section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 4.4.2 internal voltage reference . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16 4.4.3 control section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 4.4.4 protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 4.4.5 current limiting . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 4.4.6 coolmos ? section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .18 5 typical performance characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . .19 6 outline dimension . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24 datasheet 5 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P pin configuration and functionality 1.1 pin configuration figure 1 pin configuration (top view) 1.2 pin functionality softs (soft start & auto restart control) this pin combines the function of soft start in case of start up and auto restart mode and the controlling of the auto restart mode in case of an error detection. fb (feedback) the information about the regulation is provided by the fb pin to the internal protection unit and to the internal pwm-comparator to control the duty cycle. isense (current sense) the current sense pin senses the voltage developed on the series resistor inserted in the source of the integrated coolmos ? . when isense reaches the internal threshold of the current limit comparator, the driver output is disabled. by this means the over current detection is realized. furthermore the current information is provided for the pwm-comparator to realize the current mode. drain (drain of integrated coolmos ? ) pin drain is the connection to the drain of the internal coolmos tm . vcc (power supply) this pin is the positiv supply of the ic. the operating range is between 8.5v and 21v. to provide overvoltage protection the driver gets disabled when the voltage becomes higher than 16.5v during start up phase. gnd (ground) this pin is the ground of the primary side of the smps. pin symbol function 1drain 650v 1) coolmos? drain 1) at t j = 110 c 3 isense 650v 1) coolmos? source 4 gnd controller ground 5 vcc controller supply voltage 6 softs soft-start 7 fb feedback package p-to220-6-3 1 drain 234567 isense gnd vcc softs fb 1 pin configuration and functionality coolset ? -f2 ice2a765p ICE2B765P representative blockdiagram target specification datasheet 6 august 2001 preliminary data 2 representative blockdiagram figure 2 representative blockdiagram thermal shutdown t j >140 c internal bias voltage reference 6.5v 4.8v leading edge blanking 200ns undervoltage lockout oscillator duty cycle max current-limit comparator x3.65 soft-start comparator current limiting pwm op improved current mode soft start 13.5v 8.5v 6.5v c2 c1 16.5v 4.0v r fb 6.5v protection unit power-down reset power-up reset power management c soft-start c vcc r start-up 85 ... 270 vac c line vcc gnd + - converter dc output v out coolset ? -f2 optocoupler snubber spike blanking 5 s pwm comparator r sq q error-latch c4 5.3v c3 4.8v r soft-start gate driver g3 g2 g1 g4 softs 5.3v t1 v csth propagation-delay compensation r s q q pwm-latch 0.72 clock u fb f osc f norm f standby standby unit fb 4.0v r sense drain isense 0.8v c5 0.3v 10k ? d1 5.6v coolmos ? frequency in normal mode f norm : ICE2B765P ice2a765p 67khz 100khz frequency in standby mode f standby : 20khz 21.5khz datasheet 7 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P functional description 3.1 power management figure 3 power management the undervoltage lockout monitors the external supply voltage v vcc . in case the ic is inactive the current consumption is max. 55a. when the smps is plugged to the main line the current through r start-up charges the external capacitor c vcc . when v vcc exceeds the on-threshold v ccon =13.5v the internal bias circuit and the voltage reference are switched on. after it the internal bandgap generates a reference voltage v ref =6.5v to supply the internal circuits. to avoid uncontrolled ringing at switch-on a hysteresis is implemented which means that switch-off is only after active mode when vcc falls below 8.5v. in case of switch-on a power up reset is done by reseting the internal error-latch in the protection unit. when v vcc falls below the off-threshold v ccoff =8.5v the internal reference is switched off and the power down reset let t1 discharging the soft-start capacitor c soft-start at pin softs. thus it is ensured that at every switch-on the voltage ramp at pin softs starts at zero. 3.2 improved current mode figure 4 current mode current mode means that the duty cycle is controlled by the slope of the primary current. this is done by comparison the fb signal with the amplified current sense signal. figure 5 pulse width modulation in case the amplified current sense signal exceeds the fb signal the on-time t on of the driver is finished by reseting the pwm-latch (see figure 5). internal bias voltage reference 6.5v 4.8v undervoltage lockout 13.5v 8.5v power-down reset power-up reset power management 5.3v 4.0v t1 pwm-latch r s q q error-latch softs 6.5v error-detection vcc main line (100v-380v) primary winding soft-start c om parator c vcc r soft-start r start-up c soft-start x3.65 pwm op improved current mode 0.8v pwm comparator pwm-latch isense fb r s q q driver soft-start comparator t fb amplified current signal t on t 0.8v driver 3 functional description datasheet 8 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P functional description the primary current is sensed by the external series resistor r sense inserted in the source of the integrated coolmos ? . by means of current mode the regulation of the secondary voltage is insensitive on line variations. line variation causes varition of the increasing current slope which controls the duty cycle. the external r sense allows an individual adjustment of the maximum source current of the integrated coolmos ? . figure 6 improved current mode to improve the current mode during light load conditions the amplified current ramp of the pwm-op is superimposed on a voltage ramp, which is built by the switch t 2 , the voltage source v 1 and the 1st order low pass filter composed of r 1 and c 1 (see figure 6, figure 7). every time the oscillator shuts down for max. duty cycle limitation the switch t2 is closed by v osc . when the oscillator triggers the gate driver t2 is opened so that the voltage ramp can start. in case of light load the amplified current ramp is to small to ensure a stable regulation. in that case the voltage ramp is a well defined signal for the comparison with the fb-signal. the duty cycle is then controlled by the slope of the voltage ramp. by means of the c5 comparator the gate driver is switched-off until the voltage ramp exceeds 0.3v. it allows the duty cycle to be reduced continously till 0% by decreasing v fb below that threshold. figure 7 light load conditions 3.2.1 pwm-op the input of the pwm-op is applied over the internal leading edge blanking to the external sense resistor r sense connected to pin isense. r sense converts the source current into a sense voltage. the sense voltage is amplified with a gain of 3.65 by pwm op. the output of the pwm-op is connected to the voltage source v1. the voltage ramp with the superimposed amplified current singal is fed into the positive inputs of the pwm- comparator, c5 and the soft-start-comparator. 3.2.2 pwm-comparator the pwm-comparator compares the sensed current signal of the integrated coolmos tm with the feedback signal v fb (see figure 8). v fb is created by an external optocoupler or external transistor in combination with the internal pullup resistor r fb and provides the load information of the feedback circuitry. when the amplified current signal of the integrated coolmos ? exceeds the signal v fb the pwm-comparator switches off the gate driver. x3.65 pwm op 0.8v 10k ? oscillator pwm comparator 20pf t 2 r 1 c 1 fb pwm-latch v 1 c5 0.3v g ate driver voltage ramp v osc soft-start com parator t t v osc 0.8v fb g ate driver voltage ramp t max. duty cycle 0.3v datasheet 9 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P functional description figure 8 pwm controlling 3.3 soft-start figure 9 soft-start phase the soft-start is realized by the internal pullup resistor r soft-start and the external capacitor c soft-start (see figure 2). the soft-start voltage v softs is generated by charging the external capacitor c soft-start by the internal pullup resistor r soft-start . the soft-start-comparator compares the voltage at pin softs at the negative input with the ramp signal of the pwm-op at the positive input. when soft-start voltage v softs is less than feedback voltage v fb the soft-start-comparator limits the pulse width by reseting the pwm-latch (see figure 9). in addition to start-up, soft-start is also activated at each restart attempt during auto restart. by means of the above mentioned c soft-start the soft-start can be defined by the user. the soft-start is finished when v softs exceeds 5.3v. at that time the protection unit is activated by comparator c4 and senses the fb by comparator c3 wether the voltage is below 4.8v which means that the voltage on the secondary side of the smps is settled. the internal zener diode at softs with breaktrough voltage of 5.6v is to prevent the internal circuit from saturation (see figure 10). figure 10 activation of protection unit the start-up time t start-up within the converter output voltage v out is settled must be shorter than the soft- start phase t soft-start (see figure 11). by means of soft-start there is an effective minimization of current and voltage stresses on the integrated coolmos ? , the clamp circuit and the output overshoot and prevents saturation of the transformer during start-up. x3.65 pwm op improved current mode pwm comparator isense soft-start com parator 6.5v pwm-latch 0.8v fb optocoupler r fb t 5.3v v softs gate driver t t s oft-s tart 5.6v 6.5v r fb 6.5v power-up reset c4 5.3v c3 4.8v r soft-start fb r s q q error-latch r s q q pwm-latch g2 clock gate driver 5.6v softs 69 , 1 = ? ? ? start soft start soft start soft r t c datasheet 10 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P functional description figure 11 start up phase 3.4 oscillator and frequency reduction 3.4.1 oscillator the oscillator generates a frequency f switch = 67khz/ 100khz. a resistor, a capacitor and a current source and current sink which determine the frequency are integrated. the charging and discharging current of the implemented oscillator capacitor are internally trimmed, in order to achieve a very accurate switching frequency. the ratio of controlled charge to discharge current is adjusted to reach a max. duty cycle limitation of d max =0.72. 3.4.2 frequency reduction the frequency of the oscillator is depending on the voltage at pin fb. the dependence is shown in figure 12. this feature allows a power supply to operate at lower frequency at light loads thus lowering the switching losses while maintaining good cross regulation performance and low output ripple. in case of low power the power consumption of the whole smps can now be reduced very effective. the minimal reachable frequency is limited to 20khz / 21.5 khz to avoid audible noise in any case. figure 12 frequency dependence 3.5 current limiting there is a cycle by cycle current limiting realised by the current-limit comparator to provide an overcurrent detection. the source current of the integrated coolmos tm is sensed via an external sense resistor r sense . by means of r sense the source current is transformed to a sense voltage v sense . when the voltage v sense exceeds the internal threshold voltage v csth the current-limit-comparator immediately turns off the gate drive. to prevent the current limiting from distortions caused by leading edge spikes a leading edge blanking is integrated at the current sense. furthermore a propagation delay compensation is added to support the immedeate shut down of the coolmos ? in case of overcurrent. 3.5.1 leading edge blanking figure 13 leading edge blanking each time when coolmos ? is switched on a leading spike is generated due to the primary-side capacitances and secondary-side rectifier reverse recovery time. to avoid a premature termination of the switching pulse this spike is blanked out with a time constant of t leb = 220ns. during that time the output of t t v softs t 5.3v 4.8v t s oft-s tart v out v fb v out t start-up f standby f norm 1 ,0 1 ,1 1 ,2 1 ,3 1 ,4 1 ,5 1 ,6 1 ,7 1 ,8 1 ,9 2 fb v v khz osc f f norm : ICE2B765P ice2a765p 67khz 100khz f standby : 20khz 21.5khz t v sense v csth t leb = 220ns datasheet 11 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P functional description the current-limit comparator cannot switch off the gate drive. 3.5.2 propagation delay compensation in case of overcurrent detection by i limit the shut down of coolmos ? is delayed due to the propagation delay of the circuit and the coolmos ? . this delay causes an overshoot of the peak current i peak which depends on the ratio of di/dt of the peak current (see figure 14). . figure 14 current limiting the overshoot of signal2 is bigger than of signal1 due to the steeper rising waveform. a propagation delay compensation is integrated to bound the overshoot dependent on di/dt of the rising primary current. that means the propagation delay time between exceeding the internal current sense threshold v csth and the switch off of coolmos ? is compensated over temperature within a range of at least (see figure 16): figure 15 dynamic voltage threshold v csth the propagation delay compensation is done by means of a dynamic threshold voltage v csth (see figure 15). in case of a steeper slope the detection of the overcurrent take place earlier to compensate the propagation delay. every time when the internal oscillator starts the switch on the threshold voltage v csth starts at a certain level and rises until max. duty cycle is reached. during the off time of the oscillaltor v csth decreases to the starting level. e.g. i peak = 0.5a with r sense = 2 . without propagation delay compensation the current sense threshold is set to a static voltage level v csth =1v. a current ramp of di/dt = 0.4a/s, that means dv sense /dt = 0.8v/s, and a propagation delay time of i.e. t propagation delay =180ns leads then to a i peak overshoot of 12%. by means of propagation delay compensation the overshoot is only about 2% (see figure 16). so current limiting is now capable in a very accurate way. t i sense i limit t propagation delay i overshoot1 i peak1 signal1 signal2 i overshoot2 i peak2 dt dv dt di r sense peak sense 1 0 t v csth v osc signal1 signal2 v sense propagation delay max. duty cycle off time t datasheet 12 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P functional description figure 16 overcurrent shutdown 3.6 pwm-latch the oscillator clock output applies a set pulse to the pwm-latch when initiating coolmos ? conduction. after setting the pwm-latch can be reset by the pwm- op, the soft-start-comparator, the current-limit- comparator, comparator c3 or the error-latch of the protection unit. in case of reseting the driver is shut down immediately. 3.7 driver the driver-stage drives the gate of the coolmos ? and is optimized to minimize emi and to provide high circuit efficiency. this is done by reducing the switch on slope when reaching the coolmos ? threshold. this is achieved by a slope control of the rising edge at the driver ? s output (see figure 17). thus the leading switch on spike is minimized. when coolmos ? is switched off, the falling shape of the driver is slowed down when reaching 2v to prevent an overshoot below ground. furthermore the driver circuit is designed to eliminate cross conduction of the output stage. at voltages below the undervoltage lockout threshold v vccoff the gate drive is active low. figure 17 gate rising slope 3.8 protection unit (auto restart mode) an overload, open loop and overvoltage detection is integrated within the protection unit. these three failure modes are latched by an error-latch. additional thermal shutdown is latched by the error-latch. in case of those failure modes the error-latch is set after a blanking time of 5s and the coolmos ? is shut down. that blanking prevents the error-latch from distortions caused by spikes during operation mode. 3.8.1 overload & open loop with normal load figure 18 shows the auto restart mode in case of overload or open loop with normal load. the detection of open loop or overload is provided by the comparator c3, c4 and the and-gate g2 (see figure19). the detection is activated by c4 when the voltage at pin softs exceeds 5.3v. till this time the ic operates in the soft-start phase. after this phase the comparator c3 can set the error-latch in case of open loop or overload which leads the feedback voltage v fb to exceed the threshold of 4.8v. after latching vcc decreases till 8.5v and inactivates the ic. at this time the external soft-start capacitor is discharged by the internal transistor t1 due to power down reset. when the ic is inactive v vcc increases till v ccon = 13.5v by charging the capacitor c vcc by means of the start-up resistor r start-up . then the error-latch is reset by power up reset and the external soft-start capacitor c soft-start is charged by the internal pullup resistor r soft-start . during the soft-start phase which ends when the voltage at pin softs exceeds 5.3v the detection of overload and open loop by c3 and g2 is inactive. in this way the start up phase is not detected as an overload. 0,9 0,95 1 1,05 1,1 1,15 1,2 1,25 1,3 0 0,2 0,4 0,6 0,8 1 1,2 1,4 1,6 1,8 2 with compensation without compensation dt dv sense s v sense v v t v gate 5v ca. t = 130ns datasheet 13 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P functional description figure 18 auto restart mode figure 19 fb-detection but the soft-start phase must be finished within the start up phase to force the voltage at pin fb below the failure detection threshold of 4.8v. 3.8.2 overvoltage due to open loop with no load figure 20 auto restart mode figure 20 shows the auto restart mode for open loop and no load condition. in case of this failure mode the converter output voltage increases and also vcc. an additional protection by the comparators c1, c2 and the and-gate g1 is implemented to consider this failure mode (see figure 21).the overvoltage detection is provided by comparator c1 only in the first time during the soft-start phase till the soft-start voltage exceeds the threshold of the comparator c2 at 4.0v and the voltage at pin fb is above 4.8v. when vcc exceeds 16.5v during the overvoltage detection phase c1 can set the error-latch and the burst phase during auto restart mode is finished earlier. in that case t burst2 is shorter than t soft-start . by means of c2 the normal operation mode is prevented from overvoltage overload & open loop/normal load fb t 4.8v 5.3v softs 5s blanking failure detection soft-start phase vcc 13.5v 8.5v t driver t t restart t burst1 t r soft-start 6.5v c soft-start c4 5.3v c3 4.8v g2 t1 error-latch power up reset r fb 6.5v fb softs open loop & no load condition t driver 13.5v 16.5v fb 4.8v 5s blanking failure detection 5.3v softs 4.0v overvoltage detection phase soft-start phase t t t restart t burst2 vcc 8.5v overvoltage detection t coolset ? -f2 ice2a765p ICE2B765P functional description target specification datasheet 14 august 2001 preliminary data detection due to varying of vcc concerning the regulation of the converter output. when the voltage v softs is above 4.0v the overvoltage detection by c1 is deactivated. figure 21 overvoltage detection 3.8.3 thermal shut down thermal shut down is latched by the error-latch when junction temperature t j of the pwm controller is exceeding an internal threshold of 140 c. in that case the ic switches in auto restart mode. note: all the values which are mentioned in the functional description are typical. please refer to electrical characteristics for min/max limit values. 6.5v c soft-start vcc r soft-start c1 16.5v c2 4.0v t1 softs g1 error latch power up reset coolset ? -f2 ice2a765p ICE2B765P electrical characteristics datasheet 15 august 2001 preliminary data target specification 4 electrical characteristics 4.1 absolute maximum ratings note: absolute maximum ratings are defined as ratings, which when being exceeded may lead to destruction of the integrated circuit. for the same reason make sure, that any capacitor that will be connected to pin 6 ( v cc) is discharged before assembling the application circuit. 4.2 thermal impedance parameter symbol limit values unit remarks min. max. drain source voltage v ds - 650 v t j =110 c pulsed drain current, t p limited by max. t j =150 c i d -21a avalanche energy, repetitive t ar limited by max. t j =150 c 1) 1) repetetive avalanche causes additional power losses that can be calculated as p av =e ar *f e ar -0.5mj avalanche current, repetitive t ar limited by max. t j =150 c i ar -7a v cc supply voltage v cc -0.3 22 v fb voltage v fb -0.3 6.5 v softs voltage v softs -0.3 6.5 v isense i sense -0.3 3 v junction temperature t j -40 150 c controller & coolmos ? limited by internal circuitry storage temperature t s -50 150 c esd capability 2) 2) equivalent to discharging a 100pf capacitor through a 1.5 k ? series resistor v esd - 2 kv human body model parameter symbol limit values unit remarks min. max. thermal resistance junction-ambient r thja - 74 k/w free standing with no heatsink junction-case r thjc -2.5k/w coolset ? -f2 ice2a765p ICE2B765P electrical characteristics target specification datasheet 16 august 2001 preliminary data 4.3 operating range note: within the operating range the ic operates as described in the functional description. 4.4 characteristics note: the electrical characteristics involve the spread of values guaranteed within the specified supply voltage and junction temperature range t j from ? 25 c to 125 c.typical values represent the median values, which are related to 25c. if not otherwise stated, a supply voltage of v cc = 15 v is assumed. 4.4.1 supply section 4.4.2 internal voltage reference parameter symbol limit values unit remarks min. max. v cc supply voltage v cc v ccoff 21 v junction temperature of controller t jcon -25 130 c limited due to thermal shut down of controller junction temperature of coolmos ? t jcoolmos -25 130 c parameter symbol limit values unit test condition min. typ. max. start up current i vcc1 - 2755av cc =v ccon -0.1v supply current with inactiv gate i vcc2 -5.36.6mav softs = 0 i fb = 0 supply current with activ gate ice2a765p i vcc3 -8.59.8mav softs = 5v i fb = 0 ICE2B765P i vcc3 -7.18.3mav softs = 5v i fb = 0 vcc turn-on threshold vcc turn-off threshold vcc turn-on/off hysteresis v ccon v ccoff v cchy 13 - 4.5 13.5 8.5 5 14 - 5.5 v v v parameter symbol limit values unit test condition min. typ. max. trimmed reference voltage v ref 6.37 6.50 6.63 v measured at pin fb coolset ? -f2 ice2a765p ICE2B765P electrical characteristics datasheet 17 august 2001 preliminary data target specification 4.4.3 control section 4.4.4 protection unit parameter symbol limit values unit test condition min. typ. max. oscillator frequency ice2a765p f osc1 93 100 107 khz v fb = 4v oscillator frequency ICE2B765P f osc3 62 67 72 khz v fb = 4v reduced osc. frequency ice2a765p f osc2 -21.5-khzv fb = 1v reduced osc. frequency ICE2B765P f osc4 -20-khzv fb = 1v frequency ratio f osc1 /f osc2 ice2a765p 4.5 4.65 4.9 frequency ratio f osc3 /f osc4 ICE2B765P 3.18 3.35 3.53 max duty cycle d max 0.67 0.72 0.77 min duty cycle d min 0- - v fb < 0.3v pwm-op gain a v 3.45 3.65 3.85 max. level of voltage ramp v max-ramp -0.80-v v fb operating range min level v fbmin 0.3--v v fb operating range max level v fbmax --4.6v feedback resistance r fb 3.0 3.7 4.9 k ? soft-start resistance r soft-start 42 50 62 k ? parameter symbol limit values unit test condition min. typ. max. over load & open loop detection limit v fb2 4.65 4.8 4.95 v v softs > 5.5v activation limit of overload & open loop detection v softs1 5.15 5.3 5.46 v v fb > 5v deactivation limit of overvoltage detection v softs2 3.88 4.0 4.12 v v fb > 5v v cc > 17.5v overvoltage detection limit v vcc1 16 16.5 17.2 v v softs < 3.8v v fb > 5v latched thermal shutdown t jsd 130 140 150 c guaranteed by design spike blanking t spike -5-s datasheet 18 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P electrical characteristics 4.4.6 coolmos ? section parameter symbol limit values unit test condition min. typ. max. peak current limitation (incl. propagation delay time) (see figure 7) v csth 0.95 1.00 1.05 v dv sense / dt = 0.6v/ s leading edge blanking t leb -220-ns parameter symbol limit values unit test condition min. typ. max. drain source breakdown voltage v (br)dss 600 650 - - - - v v t j =25 c t j =110 c effective output capacitance, energy related c o(er) -30-pfv ds =0v to 640v drain source on-resistance r dson - - 0.45 0.95 0.54 1.14 ? ? t j =25 c t j =125 c zero gate voltage drain current i dss -0.5-av vcc =0v rise time t rise -50 1) -ns fall time t fall -30 1) -ns 1) measured in a typical flyback converter application 4.4.5 current limiting datasheet 19 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P typical performance characteristics figure 22 start up current i vcc1 vs. t j figure 23 static supply current i vcc2 vs. t j figure 24 supply current i vcc3 vs. t j figure 25 vcc turn-on threshold v vccon vs. t j figure 26 vcc turn-off threshold v vccoff vs. t j figure 27 vcc turn-on/off hysteresisv vcchy vs. t j junction temperature [c] start up current i vcc1 [a] pi-001-190101 22 24 26 28 30 32 34 36 38 40 -25-15-5 5 152535455565758595105115125 junction temperature [c] supply current i vcc2 [ma] pi-003-190101 4,5 4,7 4,9 5,1 5,3 5,5 5,7 5,9 -25-15-5 5 152535455565758595105115125 junction temperature [c] supply current i vcc3 [ma] pi-002-190101 6,4 6,6 6,8 7,0 7,2 7,4 7,6 7,8 8,0 8,2 8,4 8,6 8,8 9,0 -25-15-5 5 152535455565758595105115125 ice2a765p ICE2B765P junction temperature [c] vcc turn-on threshold v ccon [v] pi-004-190101 13,42 13,44 13,46 13,48 13,50 13,52 13,54 13,56 13,58 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 junction temperature [c] vcc turn-off threshold v vccoff [v] pi-005-190101 8,40 8,43 8,46 8,49 8,52 8,55 8,58 8,61 8,64 8,67 -25-15-5 5 152535455565758595105115125 junction temperature [c] vcc turn-on/off hysteresis v cchy [v] pi-006-190101 4,83 4,86 4,89 4,92 4,95 4,98 5,01 5,04 5,07 5,10 -25-15-5 5 152535455565758595105115125 5 typical performance characteristics datasheet 20 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P typical performance characteristics figure 28 trimmed reference v ref vs. t j figure 29 oscillator frequency f osc1 vs. t j figure 30 oscillator frequency f osc3 vs. t j figure 31 reduced osc. frequency f osc2 vs. t j figure 32 reduced osc. frequency f osc4 vs. t j figure 33 frequency ratio f osc1 / f osc2 vs. t j junction temperature [c] trimmed reference voltage v ref [v] pi-007-190101 6,45 6,46 6,47 6,48 6,49 6,50 6,51 6,52 6,53 6,54 6,55 -25-15-5 5 152535455565758595105115125 junction temperature [c] oscillator frequency f osc1 [khz] pi-008-190101 97,0 97,5 98,0 98,5 99,0 99,5 100,0 100,5 101,0 101,5 102,0 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 ice2a765p junction temperature [c] oscillator frequency f osc3 [khz] pi-008a-190101 64,0 64,5 65,0 65,5 66,0 66,5 67,0 67,5 68,0 68,5 69,0 69,5 70,0 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 ICE2B765P junction temperature [c] reduced osc. frequency f osc2 [khz] pi-009-190101 20,0 20,2 20,4 20,6 20,8 21,0 21,2 21,4 21,6 21,8 22,0 -25-15-5 5 152535455565758595105115125 ice2a765p junction temperature [c] reduced osc. frequency f osc4 [khz] pi-009a-190101 19,0 19,2 19,4 19,6 19,8 20,0 20,2 20,4 20,6 20,8 21,0 -25-15-5 5 152535455565758595105115125 ICE2B765P junction temperature [c] frequency ratio f osc1 /f osc2 pi-010-190101 4,55 4,57 4,59 4,61 4,63 4,65 4,67 4,69 4,71 4,73 4,75 -25-15-5 5 152535455565758595105115125 ice2a765p datasheet 21 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P typical performance characteristics figure 34 frequency ratio f osc3 / f osc4 vs. t j figure 35 max. duty cycle vs. t j figure 36 pwm-op gain a v vs. t j figure 37 feedback resistance r fb vs. t j figure 38 soft-start resistance r soft-start vs. t j figure 39 detection limit v fb2 vs. t j junction temperature [c] frequency ratio f osc3 /f osc4 pi-010a-190101 3,25 3,27 3,29 3,31 3,33 3,35 3,37 3,39 3,41 3,43 3,45 -25-15-5 5 152535455565758595105115125 ICE2B765P junction temperature [c] max. duty cycle pi-011-190101 0,710 0,712 0,714 0,716 0,718 0,720 0,722 0,724 0,726 0,728 0,730 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 junction temperature [c] pwm-op gain a v pi-012-190101 3,60 3,61 3,62 3,63 3,64 3,65 3,66 3,67 3,68 3,69 3,70 -25-15-5 5 152535455565758595105115125 junction temperature [c] feedback resistance r fb [kohm] pi-013-190101 3,50 3,55 3,60 3,65 3,70 3,75 3,80 3,85 3,90 3,95 4,00 -25-15-5 5 152535455565758595105115125 junction temperature [c] soft-start resistance r soft-start [kohm] pi-014-190101 40 42 44 46 48 50 52 54 56 58 -25-15-5 5 152535455565758595105115125 junction temperature [c] detection limit v fb2 [v] pi-015-190101 4,75 4,76 4,77 4,78 4,79 4,80 4,81 4,82 4,83 4,84 4,85 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 datasheet 22 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P typical performance characteristics figure 40 detection limit v soft-start1 vs. t j figure 41 detection limit v soft-start2 vs. t j figure 42 overvoltage detection limit v vcc1 vs. t j figure 43 peak current limitation v csth vs. t j figure 44 leading edge blanking v vcc1 vs. t j figure 45 breakdown voltage v br(dss) vs. t j junction temperature [c] detection limit v soft-start1 [v] pi-016-190101 5,25 5,26 5,27 5,28 5,29 5,30 5,31 5,32 5,33 5,34 5,35 -25-15-5 5 152535455565758595105115125 junction temperature [c] detection limit v soft-start2 [v] pi-017-190101 3,95 3,96 3,97 3,98 3,99 4,00 4,01 4,02 4,03 4,04 4,05 -25-15-5 5 152535455565758595105115125 junction temperature [c] overvoltage detection limit v vcc1 [v] pi-018-190101 16,20 16,25 16,30 16,35 16,40 16,45 16,50 16,55 16,60 16,65 16,70 16,75 16,80 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 junction temperature [c] peak current limitation v csth [v] pi-019-190101 0,990 0,992 0,994 0,996 0,998 1,000 1,002 1,004 1,006 1,008 1,010 -25 -15 -5 5 15 25 35 45 55 65 75 85 95 105 115 125 junction temperature [c] leading edge blanking t leb [ns] pi-020-190101 180 190 200 210 220 230 240 250 260 270 280 -25-15-5 5 152535455565758595105115125 junction temperature [c] breakdown voltage v (br)dss [v] pi-021-190101 500 520 540 560 580 600 620 640 660 680 700 -25-15-5 5 152535455565758595105115125 coolset ? -f2 ice2a765p ICE2B765P typical performance characteristics datasheet 23 august 2001 preliminary data target specification figure 46 drain source on-resistance r dson vs. t j junction temperature [c] on-resistance r dson [ohm] pi-022-190101 0,0 0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 0,9 1,0 1,1 1,2 -25-15-5 5 152535455565758595105115125 datasheet 24 august 2001 preliminary data preliminary specification coolset ? -f2 ice2a765p ICE2B765P outline dimension 6 outline dimension figure 47 dimensions in mm 13 4.4 1) shear and punch direction no burrs this surface. 0.2 9.5 a 6.6 7.5 0.2 9.9 0.2 2.8 b 0...0.15 6x 1.27 0.1 7x 0.6 m 0.25 a c 0.05 3.7 -0.15 15.6 0.3 0.3 17.5 c -0.02 1.3 +0.1 b 9.2 0.2 all metal surfaces tin plated, except area of cut. 1) back side, heatsink contour 0.3 0.3 8.6 10.2 0.3 3.3 8.4 2.4 0.1 0.3 0.3 4.5 0.5 p-to220-6-3 qualit ? t hat f r uns eine umfassende bedeutung. wir wollen allen ihren anspr chen in der bestm ? glichen weise gerecht werden. es geht uns also nicht nur um die produktqualit ? t ? unsere anstrengungen gelten gleicherma ? en der lieferqualit ? t und logistik, dem service und support sowie allen sonstigen beratungs- und betreuungsleistungen. dazu geh ? rt eine bestimmte geisteshaltung unserer mitarbeiter. total quality im denken und handeln gegen ber kollegen, lieferanten und ihnen, unserem kunden. unsere leitlinie ist jede aufgabe mit ? null fehlern ? zu l ? sen ? in offener sichtweise auch ber den eigenen arbeitsplatz hinaus ? und uns st ? ndig zu verbessern. unternehmensweit orientieren wir uns dabei auch an ? top ? (time optimized processes), um ihnen durch gr ?? ere schnelligkeit den entscheidenden wettbewerbsvorsprung zu verschaffen. geben sie uns die chance, hohe leistung durch umfassende qualit ? t zu beweisen. wir werden sie berzeugen. quality takes on an allencompassing significance at semiconductor group. for us it means living up to each and every one of your demands in the best possible way. so we are not only concerned with product quality. we direct our efforts equally at quality of supply and logistics, service and support, as well as all the other ways in which we advise and attend to you. part of this is the very special attitude of our staff. total quality in thought and deed, towards co-workers, suppliers and you, our customer. our guideline is ? do everything with zero defects ? , in an open manner that is demonstrated beyond your immediate workplace, and to constantly improve. throughout the corporation we also think in terms of time optimized processes (top), greater speed on our part to give you that decisive competitive edge. give us the chance to prove the best of performance through the best of quality ? you will be convinced. http://www.infineon.com total quality management published by infineon technologies ag |
Price & Availability of ICE2B765P
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |