original creation date: 03/13/96 last update date: 07/30/96 last major revision date: 03/13/96 mn54f109-x rev 1a0 military data sheet dual jk positive edge-triggered flip-flop general description the f109 consists of two high-speed, completely independent transition clocked jk flip-flops. the clocking operation is independent of rise and fall times of the clock waveform. the jk design allows operation as a d flip-flop (refer to f74 data sheet) by connecting the j and k inputs. asynchronous inputs: low input to sd sets q to high level low input to cd sets q to low level clear and set are independent of clock simultaneous low on cd and sd makes both q and q high ns part numbers 54f109dm 54F109DMQB 54f109fmqb 54f109lmqb industry part number 54f109 prime die m109 processing mil-std-883, method 5004 quality conformance inspection mil-std-883, method 5005 subgrp description temp ( c) o 1 static tests at +25 2 static tests at +125 3 static tests at -55 4 dynamic tests at +25 5 dynamic tests at +125 6 dynamic tests at -55 7 functional tests at +25 8a functional tests at +125 8b functional tests at -55 9 switching tests at +25 10 switching tests at +125 11 switching tests at -55 1
military data sheet mn54f109-x rev 1a0 features - guaranteed 4000v minimum esd protection. 2
military data sheet mn54f109-x rev 1a0 (absolute maximum ratings) (note 1) storage temperature -65 c to +150 c ambient temperature under bias -55 c to +125 c junction temperature under bias -55 c to +175 c vcc pin potential to ground pin -0.5v to +7.0v input voltage (note 2) -0.5v to +7.0v input current (note 2) -30 ma to +5.0ma voltage applied to output in high state (with vcc=0v) -0.5v to vcc standard output -0.5v to +5.5v tri-state output current applied to output in low state (max) twice the rated iol(ma) note 1: absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. functional operation under these conditions is not implied. note 2: either voltage limit or current limit is sufficient to protect inputs. recommended operating conditions free air ambient temperature 0 c to +70 c commercial -55 c to +125 c military supply voltage +4.5v to +5.5v military +4.5v to +5.5v commercial 3
mn54f109-x rev 1a0 military data sheet electrical characteristics dc parameter (the following conditions apply to all the following parameters, unless otherwise specified.) dc: vcc 4.5v to 5.5v, temp range: -55c to 125c symbol parameter conditions notes pin- name min max unit sub- groups iih input high current vcc=5.5v, vm=2.7v, vinh=5.5v, vinl=0.0v 1, 3 inputs 20 ua 1, 2, 3 ibvi input high current vcc=5.5v, vm=7.0v, vinh=5.5v, vinl=0.0v 1, 3 inputs 100 ua 1, 2, 3 iil input low current vcc=5.5v, vm=0.5v, vinh=5.5v 1, 3 j,k, cp -0.6 ma 1, 2, 3 iil3 input low current vcc=5.5v, vm=0.5v, vinh=5.5v 1, 3 set/clr -1.8 ma 1, 2, 3 vol output low voltage vcc=4.5v, vih=2.0v, iol=20ma, vinh=5.5v, vil=0.8v 1, 3 outputs 0.5 v 1, 2, 3 voh output high voltage vcc=4.5v, vih=2.0v, ioh=-1.0ma, vinh=5.5v 1, 3 outputs 2.5 v 1, 2, 3 ios short circuit current vcc=5.5v, vinl=0.0v, vm=0.0v 1, 3 outputs -60 -150 ma 1, 2, 3 vcd input clamp diode voltage vcc=4.5v, im=-18ma, vinh=5.5v 1, 3 inputs -1.2 v 1, 2, 3 icc supply current vcc=5.5v, vinl=0.0v, vinh=5.5v 1, 3 vcc 17.0 ma 1, 2, 3 icex output high leakage current vcc=5.5v, vinl=0.0v, vinh=5.5v, vm=5.5v 1, 3 outputs 250 ua 1, 2, 3 4
mn54f109-x rev 1a0 military data sheet electrical characteristics ac parameter (the following conditions apply to all the following parameters, unless otherwise specified.) ac: cl=50pf, rl=500 ohms, tr=2.5ns, tf=2.5ns, see ac figs symbol parameter conditions notes pin- name min max unit sub- groups tplh(1) propagation delay vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c 2, 4 cpn to qn/qn 3.8 7.0 ns 9 2, 4 cpn to qn/qn 3.8 9.0 ns 10, 11 tphl(1) propagation delay vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c 2, 4 cpn to qn/qn 4.4 8.0 ns 9 2, 4 cpn to qn/qn 4.4 10.5 ns 10, 11 tplh(2) propagation delay cdn/sdn to qn/qn vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c 2, 4 3.2 7.0 ns 9 tplh(2) propagation delay cdn/sdn to qn/qn vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c 2, 4 3.2 9.0 ns 10, 11 tphl(2) propagation delay cdn/sdn to qn/qn vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c 2, 4 3.5 9.0 ns 9 tphl(2) propagation delay cdn/sdn to qn/qn vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c 2, 4 3.5 11.5 ns 10, 11 ts(h) setup time (high) vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c 5 jn/kn to cpn 3.0 ns 9, 10, 11 ts(l) setup time (low) vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c 5 jn/kn to cpn 3.0 ns 9 5 jn/kn to cpn 4.0 ns 10, 11 th(h/l) hold time (high or low) vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c 5 jn/kn to cpn 1.0 ns 9, 10, 11 tw(h) pulse width (high) vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c, tr=1.0ns, tf=1.0ns 5 cpn 4.0 ns 9, 10, 11 tw(l) pulse width (low) vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c, tr=1.0ns, tf=1.0ns 5 cpn 5.0 ns 9, 10, 11 tw (l) pulse width (low) vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c, tr=1.0ns, tf=1.0ns 5 cdn or sdn 4.0 ns 9, 10, 11 trec recovery time vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c 5 cdn/sdn to cp 2.0 ns 9, 10, 11 fmax maximum count frequency vcc=5.0v @25c, vcc=4.5v & 5.5v @-55/125c, tr=1.0ns, tf=1.0ns 5 100 mhz 9 5 70 mhz 10, 11 note 1: screen tested 100% on each device at +25c, +125c & -55c temperature, subgroups a1, 2, 3, 7 & 8. note 2: screen tested 100% on each device at +25c temperature only, subgroup a9. note 3: sample tested (method 5005, table 1) on each mfg. lot at +25c, +125c & -55c temperature, subgroups a1, 2, 3, 7 & 8. note 4: sample tested (method 5005, table 1) on each mfg. lot at +25c subgroup a9, and periodically at +125c & -55c temperature, subgroups 10 & 11. note 5: guaranteed but not tested. (design characterization only). 5
|
