Part Number Hot Search : 
TIM3742 182NQ030 N2115 1047C 4C474 E1A3Q DEI1016C TPCA8120
Product Description
Full Text Search
 

To Download 10100 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  protection products 1 www.semtech.com protection products si01-17 surging ideas tvs diode application note 10/100 ethernet protection 10/100 ethernet ics are vulnerable to damage from electrostatic discharge (esd). the fatal discharge may originate from a charged cable or a ?human body?. furthermore, devices used in telecommunications equipment may be exposed to lightning induced tran- sients. this application note illustrates a protection circuit suitable for use in 10/100 ethernet applica- tions. the original 10base-t ethernet chips were fairly large geometry cmos products that were not very sensitive to static over-voltage. newer 10/100 ethernet de- vices however have become extremely sensitive to latch-up or damage as ic manufacturers have moved to 0.35-micron and smaller line widths. these small geometries are sensitive to fatal electrostatic dis- charges that may originate from a charged cable, lightning or a ?human body?. one of the most common electrostatic discharges is a cable discharge event (cde). an ethernet cable can store up energy that will discharge into the circuit when the cable is plugged into the connector causing a cde. another frequent phenomenon is human thumbing of the connectors of the cable. this charges each of the connections that will discharge into the circuit upon contact. lightning can also induce high voltage onto the lines that can be transferred to the protected ic. discharge from any source into the ethernet interface will charge the secondary windings of its transformer. once the surge is removed, the secondary winding will stop charging and will transfer its stored energy to the primary side where the protected ic sits. the internal protection in the phy chip, if any, often is not enough due to the high energy of the discharges. if the dis- charge is catastrophic, it will destroy the protected ic. if it is less severe, it will cause latent failures that are very difficult to find. 10/100 ethernet operates at 125mhz clock over a twisted pair interface. in a typical system, the twisted- pair interface for each port consists of two differential signal pairs: one for the transmitter and one for the receiver, with the transmitter input being the most sensitive to damage. the fatal discharge occurs differentially across the transmit or receive line pair and is capacitively coupled through the transformer to the ethernet chip. the challenge is to find a tvs (transient voltage suppressor) that will clamp low enough as to prevent latch-up or damage to the ethernet ic. also, the protection device must add minimal loading capacitance as high parasitic capaci- tance can cause significant degradation to the 100mbps signal. semtech?s srv05-4 meets all these criteria. the circuit diagram of srv05-4 is shown in figure 1. it is in a sot-23 6l package and may be used to protect two high-speed line pairs. the srv05-4 combines performance with proprietary process technology to produce a low clamping voltage and capacitance (typically 3pf line-to-ground and 1pf line-to-line) device at an operating voltage of 5v. the 8kv contact esd response of the srv05-4 can be seen in figure 2. figure 3 shows the capacitance verse reverse voltage curve. a plot of the srv05-4 insertion loss from 3khz to 3ghz is shown in figure 4. an eye pattern of the srv05-4 operating at 125mhz is shown in figure 5 in a line-to-ground configuration and in figure 6 in a line- to-line configuration. figure 2 through 6 shows that the srv05-4 will maintain the ethernet signal integrity without attenuation. it also offers superior protection to meet iec 61000-4-2 level 4 (esd ? 15kv air and 8kv contact), iec 61000-4-4, level 4 eft and iec 61000-4-5 16a (8 x 20s) lightning surge. figure 1 - srv05-4 schematic and pin configuration srv05-4 revision 09/14/2001
2 ? reverse voltage (v) capacitance - (pf) i/o to gnd f = 1mhz 3 db/ ch1 s21 log ref 0 db start .030 000 mhz stop 3 000 . 000 000 mhz figure 3 - srv05-4 typical capacitance verse reverse voltage figure 4 - srv05-4 insertion loss figure 5 - 125mhz with srv05-4 line-to-ground figure 6 - 125mhz with srv05-4 line-to-line
3  2001 semtech corp. www.semtech.com protection products protection products si01-17 surging ideas tvs diode application note figure 7 shows how one srv05-4 can be configured to protect both twisted pairs (four lines) on the 10/100 ethernet port. in this configuration, one srv05-4 provides bi-directional differential mode protection for positive and negative surges. transformer isolation of at least 1.5kv is usually sufficient for common mode protection. pin 1 is connected to one line of a twisted pair while pin 6 is connect to the other line of that same twisted pair. pin 3 is connected to one line of another twisted pair while pin 4 is connect to the other line of that same twisted pair. during a positive or negative surge on a twisted pair, the surge goes through a steering diode from pin 1,3,4, or 6 to turn on the tvs and shunt the current away from the pro- tected ic and back to the source. srv05-4 figure 7 - srv05-4 in 10/100 ethernet application


▲Up To Search▲   

 
Price & Availability of 10100

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X