View HY5RS573225F-12_1522854.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

this document is a general product descript ion and is subject to change without notice. hynix electronics does not assume any r e- sponsibility for use of circuits described. no patent licenses are implied. rev. 0.6 / oct. 2004 1 hy5rs573225f 256m (8mx32) gddr3 sdram hy5rs573225f
rev. 0.6 / oct. 2004 2 hy5rs573225f revision history revision no. history draft date remark 0.1 defined target spec. apr. 2003 0.2 full revision oct. 2003 0.3 defined idd spec. dec. 2003 0.4 insert ac parameter (-12/ -13/ -14/ -15) apr. 2004 0.5 changed vdd/vddq from 1.8v to 2.0v in all frequencies may 2004 0.6 trpre, trpst, twpre min/ max change oct. 2004
rev. 0.6 / oct. 2004 3 hy5rs573225f description the hynix hy5rs573225 is a high-speed cmos, dynami c random-access memory containing 268,435,456 bits. the hynix hy5rs573225 is internally configured as a quad-bank dram. the hynix hy5rs573225 uses a double data rate architecture to achieve high-speed opreration. the double date rate architecture is essentially a 4n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the i/o pins. a single read or write access for the hynix hy5rs573225 consists of a 4n-bit wide, every two-clock-cycles data transfer at the internal dram core and two correspondin g n-bit wide, one-half-clock-cycle data transfers at the i/o pins. read and write accesses to the hynix hy5rs573225 is burst oriented; accesses start at a selected locations and continue for a programmed number of locations in a progra mmed sequence. accesses begin with the registration of an active command, which is then followed by a read of write command. the address bits registered coincident with the active command are used to select the bank and row to be accessed (ba0, ba1 select the bank; a0-a11 select the row). the address bits register ed coincident with the read or write command are used to select the starting column location for the burst access. prior to normal operation, the hynix hy5rs573225 must be initialized. features ordering information part no. power supply clock frequency max data rate interface package HY5RS573225F-12 vdd=2.0v, vddq=2.0v 800mhz 1600mbps/pin pod_18 12mmx12mm 144ball fbga hy5rs573225f-13 750mhz 1500mbps/pin hy5rs573225f-14 700mhz 1400mbps/pin hy5rs573225f-15 650mhz 1300mbps/pin hy5rs573225f-16 600mhz 1200mbps/pin hy5rs573225f-18 550mhz 1100mbps/pin hy5rs573225f-20 500mhz 1000mbps/pin hy5rs573225f-22 450mhz 900mbps/pin ?v dd =2.0v 0.1v, v ddq =2.0v 0.1v ? single ended read strobe (rdqs) per byte ? single ended write strobe (wdqs) per byte ? internal, pipelined double -data-rate (ddr) architec- ture; two data accesses per clock cycle ? calibrated output drive ? differential clock inputs (ck and ck#) ? commands entered on each positive ck edge ? rdqs edge-aligned with data for reads; with wdqs center-aligned with data for writes ? four internal banks for concurrent operation ? data mask (dm) for masking write data ? 4n prefetch ? programmable burst lengths: 4 ? 32ms, 4k-cycle auto refresh ? auto precharge option ? auto refresh and self refresh modes ? 1.8v pseudo open drain i/o ? concurrent auto precharge support ? tras lockout support, active termination support ? programmable write latency(1,2 or 3)
rev. 0.6 / oct. 2004 4 hy5rs573225f ballout configuration b c d e f g h j k l m n wdqs0 2 dq4 dq6 dq7 dq17 dq19 wdqs2 dq20 dq21 dq23 vref a0 rdqs0 3 dm0 dq5 rfu3 dq16 dq18 rdqs2 dm2 dq22 a3 a2 a1 vssq 4 vddq vssq vdd vddq vddq vddq vddq vddq vdd a10 a11 dq3 5 vddq vssq vss vssq vssq vssq vssq vssq vss ras ba0 dq2 6 dq1 vssq vssq vss therm vss therm vss therm vss therm vss rfu2 reset cas dq0 7 vddq vdd vss vss therm vss therm vss therm vss therm vss vdd cke ck dq31 8 vddq vdd vss vss therm vss therm vss therm vss therm vss vdd rfu5 ck dq29 9 dq30 vssq vssq vss therm vss therm vss therm vss therm vss rfu1 zq we dq28 10 vddq vssq vss vssq vssq vssq vssq vssq vss cs ba1 vssq 11 vddq vssq vdd vddq vddq vddq vddq vddq vdd a9 a8/ap rdqs3 12 dm3 dq26 rfu4 dq15 dq13 rdqs1 dm1 dq9 a4 a5 a6 wdqs3 13 dq27 dq25 dq24 dq14 dq12 wdqs1 dq11 dq10 dq8 vref a7 8m x 32 configuration 2m x 32 x 4 banks refresh count 4k bank address ba0, ba1 row address a0~a11 column address a0~a7, a9 ap flag a8 package top view (see the balls through the package)
rev. 0.6 / oct. 2004 5 hy5rs573225f functional block diagram 4banks x 2mbit x 32 i/o double data rate synchronous dram column decoder bank control logic column address counter latch dll drvrs rdqs generator mux ccl0, ccl1 ck/ ck# data rdqs(0~3) 32 32 32 32 32 4 read latch 128 4 4 rcvrs 4 4 4 4 4 4 4 22 22 22 22 22 22 22 22 22 16 128 mask data clk 128 write fifo & drivers ck out ck in input registers i/o gating dm mask logic bank0 row address latch & decoder bank1 bank2 bank3 bank0 memory array (4096x512x128) sense amplifiers bank1 bank2 bank3 128 row address mux refresh counter 12 12 7 2 col0, col1 40% 66,536 512 (x128) control logic command decode mode registers address register 2 2 12 14 9 14 cke ck ck# #s# ras# cas# we# a0~a11 ba0, ba1 4 rdqs(0~3) dq(0~31) wdqs(0~3) dm(0~3)
rev. 0.6 / oct. 2004 6 hy5rs573225f ballout descriptions fbga ballout symbol type description n7, n8 ck, ck# input clock: ck and ck# are differential clock inputs. all address and control input signals are sampled on the crossing of the positive edge of ck and negative edge of ck#. m7 cke input clock enable: cke high activates and cke low deactivates the internal clock, input buffer s and output drivers. taking cke low provides precharge power-down and self refresh operations(all banks idle), or active power- down (row active in any bank). cke is synchronous for power-down entry and exit, and for self refresh entry. cke is asynchronous for self refresh exit and for disabling the outputs. cke must be main tained high throughout read and write accesses. input buffers (excluding ck, ck#, cke and res are disabled during power-down. input buffers (excluding cke and res) are disabled during self refresh. m10 cs# input chip select: cs# enables (regis tered low)and disables (reg- istered high) the command decoder. all commands (except data terminator disable) are masked when cs# is regis- tered high. cs# provides for external bank selection on sys- tems with multiple banks. cs# is considered part of the command code. m5, n6, n9 ras#, cas#, we# input command inputs: ras#, cas# and we#(along with cs#) define the command being entered. c3, j12, j3, c12 dm0-dm3 input input data mask: dm is an input mask signal for write data. input data is masked when dm is sampled high along with that input data during a write access. dm is sampled on ris- ing and falling edges of wdqs. n5, n10 ba0, ba1 input bank address inputs: ba0 and ba1 define to which bank an active, read, write or precharge command is being applied. n2:3, m3, l3, l12, m12, n12:13, n11, m11, m4, n4 a0-a11 input address inputs: provide the row address for active com- mands, and the column addre ss and auto precharge bit(a8) for read/write commands, to se lect one location out of the memory array in the respective bank. a8 sampled during a precharge command determines whether the precharge applies to one bank (a8 low, ba nk selected by ba0, ba1) or all banks (a8 high). the address inputs also provide the op- code during a mode register set command. ba0 and ba1 define which mode register (mode register or extended mode register) is loaded during the load mode register com- mand. b7, c6, b6, b5, c2, d3, d2, e2 dq0-7 i/o data input/output: l13, k12:13, j13, g13:12, f13:12 dq8-15 i/o data input/output: f3:2, g3:2, j2, k2:3, l2 dq16-23 i/o data input/output: e13, d13:12, c13, b10:9, c9, b8 dq24-31 i/o data input/output: b3, h12, h3, b12 rdqs0-3 output read data strobe: output with read data. rdqs is edge- aligned with read data. it is used to capture data. b2, h13, h2, b13 wdqs0-3 input write data strobe: input with write data. wdqs is center aligned to the input data.
rev. 0.6 / oct. 2004 7 hy5rs573225f ballout descriptions -c ontinue note: 1. nc pins not listed may also be re served for other uses now or in the future. this table simply defines specific nc pins deemed to be of importance. fbga ball out symbol type description c4:5 c7:8, c10:11 f4, f11, g4, g11, h4, h11 j4, j11, k4, k11 v ddq supply dq power supply: +2.0v 0.100v. isolated on the die for improved noise immunity. b4, b11, d4:6, d9:11, e6, e9, f5, f10, g5, g10, h5, h10, j5, j10, k5, k10 v ssq supply dq ground: isolated on the die for improved noise immunity. d7:8, e4, e11, l4, l11 v dd supply power supply: +2.0v 0.100v e5, e7:8, e10, k6:9, l5, l10 v ss supply ground m2, m13 v ref supply reference voltage. m9 zq reference external reference pin for auto-calibration. m6 res input reset pin. the res pin is a vddq cmos input. f6:9, g6:9, h6:9, j6:9 vsstherm nc, supply nc or could be used as vss for thermal purpose e3, e12, l6, l9, m8 rfu reserved for future use
rev. 0.6 / oct. 2004 8 hy5rs573225f initialization and power up gddr3 sgrams must be powered up and initialized in a predefined manner. operational procedures other than those specified may result in undefined operation. power must be first applied to vdd and vddq simul-taneously, and then to vref. vref can be applied any time after vddq. once po wer has been applied and the clocks are stable the gddr3 device requires 200us before the res pin transitions to high . upon power-up and after the clock is stable, the on die termination value for the address and control pins will be se t, based on the state of cke when the res pin transitions from low to high. on the rising edge of res, the cke pin is latched to determine the on die termination value for the address and control lines. if cke is sampled at a logic low then the on die termination will be set to 1/2 of zq and, if cke is sampled logic high then the on die termination will be set to the same value as zq. cke must meet tats and tath on the rising of res to set the on die termination for address and control lines. once tath is met, set cke to high. an additional 200us is required for the address and command on die terminations to calibrate and update. res must be maintained at a logic low- level value and cs must be maintained high, during the first stage of power- up to ensure that the dq outputs will be in a high-z state. after the res pin transitions from low to high wait until a 200us delay is satisfied. issue deselect on the command bus during this time. issue a precharge all command. next a load mode register command must be issued for the extended mode register (ba1 low and ba0 high) to ac tivate the dll and set operat ing parameters, followed by the load mode register command (ba0/ba1 both low) to reset the dll and to program the rest of the operating parameters. 200 clock cycles are required between the dll reset and any read command to allow the dll to lock. a precharge all command should then be applied, pl acing the device in the all banks idle state. once in the idle state, two auto refresh cycles must be issued. following these requirements, the gddr3 sgram is ready for normal operation.
rev. 0.6 / oct. 2004 9 hy5rs573225f odt updating the gddr3 sgram uses a programmable impedance output bu ffers. this allows a user to match the driver imped- ance to the system. to adjust the impedance, an external precision resistor (rq) is connected between the zq pin and vssq. the value of the resistor must be six times the desired driver impedance. for example, a 240 ? resistor is required for an output impedance of 40 ? to ensure that output impedance is one-sixth the value of rq (within 10 per- cent), rq should be in the range of 210 ? . to 270 ? (35 ? - 45 ? output impedance). the output impedance and on die termination is updated during every auto refrresh commands to compensate for variations in supply voltage and temperature. the output impedance updates are transparent to the system. imped- ance updates do not affect device oper ation, and all datasheet timings and current specifications are met during an update. a maximum of eight auto refresh commands can be posted to any given gddr3 sgram, meaning that the maxi- mum absolute interval between any auto refresh command and the next auto refresh command is 9 x 7.8us (70.2us). this maximum absolute interval guarantees that the output drivers and the on die terminations of gddr3 sgrams are recalibrated often enough to keep the impedance characteristics of those within the specified bo undaries. during the minimum keep out time of tko after auto refresh command, des (i.e. /cs high) should be issued on the command bus, and no activity on the address or data bus is recommended, because th e signal integrity on the bus can not be guaranteed during this period. odt control bus snooping for read commands other than cs# is used to control the on di e termination in the dual load configu- ration. the gddr3 sgram will disable the dq and rdqs on die termination when a read command is detected regardless of the state of cs#. the on die termination is disabled x clocks after the read command where x equals cl-1 and stay off for a duration of bl/2+2ck. in a two- rank system, both dram devices snoop the bus for read com- mands to either device and both will di sable the on die termination, for the dq pins if a read command is detected. the on die termination for all other pins on the device is always on for both a single-rank system and a dual-rank sys- tem unless it is turned off in the emrs.
rev. 0.6 / oct. 2004 10 hy5rs573225f register definition mode register the mode register is used to define the specific mode of operation of the gddr3 x32. this definition includes the selection of a burst length, a burst type, a cas latency, wr ite latency, and an operating mode, as shown in figure 1. the mode register is programmed via the mode regist er set command (with ba0=0 and ba1=0) and will retain the stored information until it is programmed again or the devi ce loses power (except for bit a8, which is self clearing). reprogramming the mode register will not alter the conten ts of the memory, provided it is performed correctly. the mode register must be loaded (reloaded) when all banks ar e idle and no bursts are in progress, and the controller must wait the specified time before initiating the subseque nt operation. biolating either of these requirements will result in unspecified operation. mode register bits a0-a2 specify the burst length, a3 sp ecifies the type of burst (sequential), a4-a6 specify the cas latency,a7 specifies test mode, a8 specifies the dll reset, and a9-a11 specify the write latency. note: 1. a13 and a12 (ba0 and ba1) must be ?0?, ?0? to select the mode register (vs. the extended mode register) 2. res: reserved for future use. set values to 0. figure 1: mode register definition burst length read and write accesses to the gddr3 x32 are burst orie nted, with the burst length being programmable, as shown in figure 1. the burst length determin es the maximum number of column loca tions that can be accessed for a given read of write command. burst lengths of 4 is available. reserved states should not be used, as unknown operation or incompatibility with future versions may result. when a read or write command is issued, a block of column s equal to the burst length is effectively selected. all accesses for that burst take place within this block, meaning that the burst will wr ap within the block if a boundary is reached. the block is uniquely selected by a2-ai when the burs t length is set to four (where ai is the most significant column address bit for a given configurat ion). the remaining (least significant) address bits are used to select the starting location within the block and only ?00? is allo wed for gddr3 sgram. the programmed burst length applies to both read and write bursts. ba0 ba1 a11 a10 a9 a8 a7 a6 a5 a4 a3 a2 a1 a0 13 12 11 10 9 8 7 6 5 4 3 2 10 0 1 0 1 wl dll tst cas latency bt burst length a11 a10 a9 wl 000res 001 1 010 2 011 3 100res 101res 110res 111res a6 a5 a4 cas latency 000 8 001 9 010 res 011 res 100 res 101 res 110 6 111 7 a2 a1 a0 bl 000res 001res 010 4 011res 100res 101res 110res 111res a7 test 0normal 1test a8 test 0normal 1 reset a3 burst type 0sequential 1res
rev. 0.6 / oct. 2004 11 hy5rs573225f burst type accesses within a given bank must be programmed to be to the sequential mode; this is referred to as the burst type and is selected via bit a3. this device do es not support the burst interleave mode. the ordering of access within a burst is determined by the burst length, the burst ty pe and the starting column address, as shown in table 1. table1 burst definition note: 1. for a burst length of four, a2-a7 select the block of four burst; a0-a1 select the starting column within the block. 2. burst 8 is not supported. cas latency the cas latency is the delay, in clock cycles, between the registration of a read command and the availability of the first bit of output data. the latency can be set to 3 to 9 clocks, as shown in figure 2. if a read command is registered at clock edge n, and th e latency is m clocks, the data will be available nominally coincident with clock edge n +m. table 2 indicates the operating frequencies at which each cas latency setting can be used. reserved states should not be used as unknown operation or incompatibility with future versions may result. table 2: cas latency burst length starting column address order of accesses within a burst type=sequential 4 a1 a0 0 0 0-1-2-3 allowable operatin g frequency (mhz) speed cl=9 cl=8 cl=7 cl=6 -12800--- -13750--- -14 - 700 - - -15 - 650 - - -16 - - 600 - -18 - - 550 - -2 - - - 500 -22 - - - 450
rev. 0.6 / oct. 2004 12 hy5rs573225f burst length=4 in the cases shown shown with nominal tac and nomial tdqsq figure 2: cas latency
rev. 0.6 / oct. 2004 13 hy5rs573225f write latency the write latency, wl, is the delay, in clock cycles, be tween the registration of a wr ite command and the availabil- ity of the first bit of input data as shown in figure 2a. the latency can be set from 1 to 3 clock s depending on the operating frequency and desired current draw. setting the wl to 1, 2 or 3 clocks will cause the device to enable the input receivers on all active command s instead of the write commands in creasing the devices current draw. if a write command is registered at clock edge n, and th e latency is m clocks, the data will be available nominally coincident with clock edge n+m. reserved states should not be used as unknown operation or incompatibility with future versions may result. burst length =4 in the cases shown shown with nominal tac and nomial tdqsq figure 2a write latency
rev. 0.6 / oct. 2004 14 hy5rs573225f test mode the normal operating mode is selected by issuing a mode register set command with bits a7 set to zero, and bits a0-a6 and a9-a11 set to the desired values. test mode is entered by issuing a mode register set command with bit a7 set to one, and bits a0-a6 and a8-a11 set to the desi red values. test mode functions are specific to each dram manufacturer and its exact functions are hidden from the user. dll reset the normal operating mode is selected by issuing a mode register set command with bit a8 set to zero, and bits a0-a7 and a9-a11 set to the desired values. a dll reset is initiated by issuing a mode register set command with bit a8 set to one, and bits a0-a7 and a9-a11 set to the desired values. when a dll reset is complete the gddr3 dram reset bit a8 of the mode register is self clearing(i.e. automatically set to a zero. test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result. extended mode register the extended mode register controls functions beyond th ose controlled by the mode register; these additional func- tions are dll enable/disable and twr. these functions are co ntrolled via the bits shown in figure 3. the extended mode register is programmed via the load mode regist er command to the mode regi ster(with ba0=1 and ba1=0) and will retain the stored information until it is programme d again or the device loses power. the enabling of the dll should always be followed by a load mode register co mmand to the mode register(ba0/ba1 both low)to reset the dll. the extended mode register must be loaded when all bank s are idle and no bursts are in progress, and the controller must wait the specified time before init iating any subsequent operation. violat ing either of these requirements could result in unspecified operation. a load mode register command be issued to the mo de register(ba0/ba1 both low) to reset the dll after it has been enabled. figure 3 extended mode register definition ba1 ba0 a11 a10 a9 a8 a7 a6 a5 a4 a3 a2 a1 a0 0 1 lp v al twr dll twr termination drive strength a7 a5 a4 twr 000 3 001 4 010 5 011 6 100 7 101 8 110 9 111 10 a3 a2 termination 0 0 odt disabled 01 rfu 10 zq/4 11 zq/2 a0 a1 drive strength 00 autocal 01 30ohm 10 40ohm 11 48ohm a9 a8 al(optional) 00 0 01 1 10 rfu 11 rfu a10 vendor id 0off 1on a6 dll 0enable 1 disable a11 low power (optional) 0 disable 1 disable
rev. 0.6 / oct. 2004 15 hy5rs573225f note: 1. e13 and e12(ba0 and ba1) must be ?1,0? to select th e extended mode register (vs. the base mode register). 2. rfu: reserved for future use. 3. the odt disable function disables all terminators on the device. 4. the default setting at power up for a3a2 is 10 or 11 5. a11, a9a8 may be used optionally for low power mode , additive latency setting respectively. and hynix gddr3 has the additive latency impl emented, but not the low power mode. 6. if the user activates bits in the extended mode register in an optional field, either the optional feature is activated (if option implemented in the device) or no acti on is taken by the device (if option not implemented). 7. the drive strength (a1a0) values of 30, 40 and 48 omhs are only intended as targets under typical conditions. in addition when any of these values are selected the termination values may scale with the selected impedence. 8. wr (write recovery time for autoprecharge) in clock cycl es is calculated by dividing twr (in ns) by tck(in ns) and rounding up to the next integer (wr[cycles] = twr(ns )/tck(ns)). the mode register must be programmed to this value.
rev. 0.6 / oct. 2004 16 hy5rs573225f dll enable/disable the dll must be enabled for normal olperation. dll enab le is required during power-up initialization and upon returning to normal operation after havi ng disabled the dll for the purpose of debug or evaluation. (when the device exits self refresh mode, the dll is enabled automatically.) any time the dll is enabled, 200 clock cycles must occur before a read command can be issued. twr the value of twr in the ac parametrics table on page 44-45 of this specification is loaded into register bits 7, 5 and 4. as described in the note, correct value for wr must be programmed by the user to guarantee proper operation. additive latency the additive latency function, al, is us ed to optimize the comman bus efficiency. the al value is used to determine the number of clock cycl es that is to be added to cl after cas is captured by the rising edge of ck. thus the total read latency is determined by adding cl and al. the additive latency function is not a required feature but is implemented in hynix gddr3 sgram. data termination the data termination, dt, is used to determine th e value of the internal data termination resisters. the gddr3 sgram supports 1/4 zq and 1/2 zq terminatio n. when the termination is disabled both the address/ command and data termination is disabled. terminatio n may be disabled for testing and other purposes. data driver impedence the data driver impedence, dz, is used to determine the value of the data drivers impedence. when autocalibration is used the data driver impedence is set to 1/6 zq and it's tolerance is +/- 10%. when any other value is selected the target impedence is set nominaly to the selected impedence. however, the accuracy is now determined by the device's specific process co rner, applied voltage and operating tempurature. manufacturers vendor code and revision identification the manufacturers vendor code, v, is selected by issuing an extended mode register set command with bits a10 set to one, and bits a0-a9 an d a11 set to the desired values. when the v function is enabled the gddr3 sgram will provide its manufacturers vendor code on dq[3:0] and revi- sion idenfication on dq[7:4]. the code will driven onto the dq bus a mimimum of ?0? to a maximum of cl+10ns after the emrs that set a10 to 1. the dq bus will be continue d to be driven until a mimi mum of ?0? to a maximum of cl+10ns after a emrs write sets a10 back to 0. manufacturer dq[3:0] reserved 0 samsung 1 infineon 2 elpida 3 etrom 4 nanya 5 hynix 6 mosel 7 winbond 8 esmt 9 reserved a reserved b reserved c reserved d reserved e micron f
rev. 0.6 / oct. 2004 17 hy5rs573225f commands truth table 1 provides a quick reference of available commands . this is followed by a verbal description of each com- mand. two additional truth tables appear following the op eration section; these tables provide current state/next state imformation. truth table1-commands (note: 1) truth table 1a-dm operation notes: 1. cke is high for all commands shown except self refresh. 2. ba0-ba1 select either the mode register or the extend ed mode register(ba0=, ba1=0 select the mode register; ba0=1, ba1=0 select extended mode register; other combin ations of ba0-ba1 are reserved). a0-a11 provide the opcode to be written to the selected mode register. 3. ba0-ba1 provide bank address and a0-a11 provide row address. 4. ba0-ba1 provide bank address; a0-a7 and a9 provide colu mn address; a8 high enables the auto precharge feature (nonpersistent), and a8 low disables the auto precharge feature. 5. a8 low: ba0-ba1 determine which bank is precharged. a8 high: all banks are precharged and ba0-ba1 are ?don?t care? except for cke. 6. this command is auto refresh if cke is high, self refresh if cke is low. 7. internal refresh counter controls row addressing; all inputs and i/os are ?don?t care? except for cke. 8. deselect and nop are functionally interchangeable. 9. cannot be in powerdown or self-refresh state 10. used to mask write data; provided coincident with the corresponding data. 11. during a read command a data terminator disable command is executed simultaniously name(function) cs# ras# cas# we# addr notes deselect(nop) h x x x x 8 no operation(nop) l h h h x 8 active (select bank and activate row) l l h h bank/row 3 read (select bank and column, and start read burst) lhlhbank/col4 write (select bank and column , and start write burst) lhllbank/col4 precharge (deactivate row in bank or banks) l l h l code 5 auto refresh or self refresh (enter self refresh mode) lllh x 6,7 load mode register l l l l op-code 2 data terminator disable x h l h x 9, 11 name (function) dm dqs notes write enable l valid 10 write inhibit h x 10
rev. 0.6 / oct. 2004 18 hy5rs573225f deselect the deselect function (cs# high) prevents new comm ands from being executed by the ddr x32. the gddr3x32 is effectively deselected. operations aleready in progress are not affected. no operation (nop) the no operation (nop) command is used to instruct the selected gddr3x32 to perform a nop (cs# low). this prevents unwanted commands from being registered during idle or wait states. operations aleready in progress are not affected. load mode register the mode registers are loaded via inputs a0-a11. see mode register descriptions in the register definition section. the load mode register command can only be issued wh en all banks are idle,and a subsequent executable com- mand cannot be issued until t mrd is met. active the active command is used to open(or activate) a row in a particular bank for a subsequent access. the value on the ba0, ba1 inputs selects the bank, and th e address provided on inputs a0-a11 selects the row. this- row remains active (or open) for accesses until a precha rge command is issued to that bank. a precharge com- mand must be issued before opening a different row in the same bank. read the read command is used to initiate a burst read access to an active row. the value on the ba0, ba1 inputs selects the bank, and the address provided on inputs a0-a7, a9 se lects the starting column loca tion. the value on input a8 determines whether or not auto precharg e is used. if auto precharge is selected, the row being accessed will be pre- charged at the end of the read burst; if auto precharge is not selected, the row will remain open for subsequent accesses. write the write command is used to initiate a burst write ac cess to an active row. the value on the ba0, ba1 inputs selects the bank, and the address provided on inputs a0-a7, a9 selects the starting co lumn location. the value on input a8 determines whether or not auto precharge is used. if auto precharge is selected , the row being accessed will be precharged at the end of the write burst; if auto prec harge is not selected, the row will remain open for subse- quent accesses. input data appearing on the dqs is written to the memory array subject to the dm input logic level appearing coincident with the data. if a given dm signal is registered low, the corresponding data will be written to memory; if the dm signal is registered high, the corresponding data inputs will be ignored, and a write will not be executed to that byte/column location. precharge the precharge command is used to deactivate the open row in a particular bank or the open row in all banks. the bank(s) will be available for a subsequent row access a specified time ( t rp) after the precharge ommand is issued. input a8 determines whether one or all banks are to be prec harged, and in the case where only one bank is to be pre- charged, inputs ba0, ba1 select the ba nk. otherwise ba0, ba1 are treated as "don't care." once a bank has been pre- chared, it is in the idle state and must be activated prio r to any read or write commands being issued to that bank. a precharge command will be treated as a nop if there is no open row in that bank(idle state), or if the previously open row is already in the process of precharging.
rev. 0.6 / oct. 2004 19 hy5rs573225f auto precharge auto precharge is a feature which performs the same in dividual-bank precharge function described above, but with- out requiring an explicit command. this is accomplished by using a8 to enable auto precha rge in conjunction with a specific read or write command. a precharge of the bank /row that is addressed with the read or write command is automatically performed upon completion of the read or write burst. auto precharge is nonpersistent in that it is either enabled or disabled for each individual read or write command. auto precharge en sures that the precharge is initiated at the earliest valid stage within a burst. this "ear liest valid stage" is determined as if an explicit precharge command was issued at the earliest possible time, without violating t ras min , as described for each burst type in the operation section of this data sheet. the user must not i ssue another command to the sa me bank until the precharge time ( t rp)is completed. auto refresh auto refresh is used during normal operation of the gddr3 dram and is analogous to cas#-before-ras# (cbr) refresh in fpm/edo drams. this command is nonpersi stent, so it must be issued each time a refresh is required. the addressing is generated by the internal refr esh controller. this makes the address bits a "don't care" during an auto refresh command. the 256mb x32 gddr3 x32 requires auto refresh cycles at an average inter- val of 7.8us (maximum). a maximum of eight auto refresh commands can be po sted to any given gddr3 x32, meaning that the maximum aabsolute interval between any auto refresh comman d and the next auto refresh command is 9 x7.8us (70.2us). this maximum absolute interval is to allow gddr 3 x32 output drivers and intern al terminators to automati- cally recalibrate compensating for voltage and temperature ch anges. in a dual rank system the user must wait 10ns before issue commands to the opposite ra nk that is being refreshed. this is done to allow time for the termination update to occur. data terminator disable (bus snooping for read commands) the data terminator disable command is detected by the device by snooping the bus for read commands excluding cs#. the gddr3 dram will disable its data term inators when a read command is detected. the terminators are disable starting at cl-1 clocks after the read command is detected and the duration is bl/2+2 clocks. in a two rank system both dram devices will snoop the bus for read commands to either device and both will disable their ter- minators if a read command is detected. the command and address terminators are always enabled. see figure 3a for an example of when the data terminat ors are disabled during a read command. self refresh the self refresh command can be used to retain data in the gddr3 x32, even if the rest of the system is powered down. when in the self refresh mode, the gddr3 x32 re tains data without external clocking. the self refresh command is initiated like an auto refresh command except cke is disabled (low). the dll is automatically dis- abled upon entering self refresh and is automati cally enabled and reset up on exiting self refresh. the active termination is also disabled upon entering self refresh and enabled upon exiting self refresh. (200 clock cycles must then occur before a read command can be issued). input signal s except cke are "don't care" during self refresh. the procedure for exiting self refresh requires a sequence of commands. first, ck and ck# must be stable prior to cke going back high. once cke is high, the gddr3x32 must have nop commands issued for t xsrd because time is required for the completion of any internal refresh in progress. a simple algorithm for meeting both refresh, dll requirements and output calibration is to apply nops for 200 clock cycles before applying any other command to allow the dl l to lock and the output drivers to recalibrate.
rev. 0.6 / oct. 2004 20 hy5rs573225f note: 1. do n=data-out from column n. 2. burst length=4. 3. three subsequent elements of data-out a ppear in the programmed order following do n. 4. shown with nominal t ac, and t dqsq. 5. rdqs will start driving high 1/2 clock cycle prior to the first falling edge. 6. the data terminators are disabled starti ng at cl-1 and the duration is bl/2+2. 7. the read command excludes cs#. reads to either rank disable bo th ranks terminators figure 3a example: data termination disable during a read command
rev. 0.6 / oct. 2004 21 hy5rs573225f operations bank/row activation before any read or write commands can be issued to a bank within the gddr3 dram, a row in that bank must be "opened". this is accomplished via the active command, which selects both the bank and the row to be acti- vated, as shown in figure 4. after a row is opened with an active command, a read or write com- mand may be issued to that row, subject to the t rcd specification. t rcd (min) should be divided by the clock period and rounded up to the next whole num- ber to determine the earliest clock edge after the active command on which a read or write com- mand can be entered. for example, a t rcd specifica- tion of 16ns with a 450mhz clock (2.2ns period) results in 7.2 clocks rounded to 8. this is reflected in figure 5, which covers any case where 7< t rcd(min)/ t ck 8. (figure 5 also shows the same case for t rcd; the same procedure is used to convert other specifi- cation limits from time units to clock cycles). a subsequent active command to a different row in the same bank can only be issued after the previous active row has been "closed" (precharged). the mini- mum time interval between successive active com- mands to the same bank is defined by t rc. a subsequent active command to another bank can be issued while the fi rst bank is being accessed, which results in a reduction of total row-access over- head. the minimum time interval between successive active commands to different banks is defined by t rrd. figure 4 activating a specific row in a specific bank figure 5 example: meeting t rcd
rev. 0.6 / oct. 2004 22 hy5rs573225f read timing read burst is initiated with a read command. the starting column and bank addresses are provided with the read command and auto precharge is either enabled or disabled for that burst access with the a8 pin. if auto precharge is enabled, the row being accessed is precharged at the completion of the burst after tras min has been met. during read bursts, the first valid data -out element from the starting column address will be available following the cas latency after the read command. each subsequent data-out element will be valid nominally at the next positive or negative rdqs edges. the gddr3 sgram drives the output data edge aligned to rdqs. and all outputs, i.e. dqs and rdqs, are also edge aligned to the clock. prior to the first valid rdqs rising edge, a cycle is driven and specified as the read preamble. the preamble consists of a half cycle high followed by a half cycle low driven by the gddr3 sgram. the cycle on rdqs consisting of a half cycle low coincident with the last data-out element followed by a half cycle high is known as the read postamble, and it will be driven by the sgram. the sgram toggles rdqs only when it is driving va lid data out onto the bus. upon completion of a burst, assuming no other command has been initiated; the dqs and rd qs will go to be in hi-z state. vdd do to the on die termination. long as the bus turn around time is met. read data cannot be terminated or truncated. figure 6 read command
rev. 0.6 / oct. 2004 23 hy5rs573225f note: 1. do n=data-out from column n. 2. burst length=4. 3. three subsequent elements of data-out a ppear in the programmed order following do n. 4. shown with nominal t ac, and t dqsq 5. rdqs will start dribing high 1/2 clock cycle prior to the first falling edge. figure 7 read burst
rev. 0.6 / oct. 2004 24 hy5rs573225f note: 1. do n (or b)=data-out from column n(or column b). 2. burst length=4 3. three subsequent elements of data-out a ppear in the programmed order following do n. 4. three subsequent elements of data-out a ppear in the programmed order following do b. 5. shown with nominal t ac, and t dqsq. 6. example applies only when read commands are issued to same device. 7. rdqs will start driving high one half clock cycle prior to the first falling edge of rdqs. figure 8 consecutive read bursts
rev. 0.6 / oct. 2004 25 hy5rs573225f note: 1. do n (or b)=data-out from column n(or column b). 2. burst length=4 3. three subsequent elements of data-out a ppear in the programmed order following do n. 4. three subsequent elements of data-out a ppear in the programmed order following do b. 5. shown with nominal t ac, and t dqsq. 6. example applies when read commands are issued to different devices or nonconsecutive reads. 7. rdqs will start driving high one half-clock cycle prior to the first falling edge of rdqs. figure 9 nonconsecutive read bursts
rev. 0.6 / oct. 2004 26 hy5rs573225f note: 1. do n (or x or b or g)= data-out from colu mn n(or column x or co lumn b or column g). 2. burst length=4 3. n? of x? or b? or g? indicates the next data-out following do n or do x or do b or do g, respectively. 4. reads are to an active row in any bank. 5. shown with nominal t ac , and t dqsq. 6. rdqs will start driving high one half-clock cycle prior to the first falling edge of rdqs. figure10 random read accesses
rev. 0.6 / oct. 2004 27 hy5rs573225f note: 1. write data can not be driven onto the dq bus fo r 2 clock cycles after the read data is off the bus. 2. the timing diagram covers a read to a write command fr om different banks on the same part or the same row in the same bank. figure 12 read to write
rev. 0.6 / oct. 2004 28 hy5rs573225f note: 1. do n=data-out from column n. 2. burst length=4 3. three subsequent elements of data-out a ppear in the programmed order following do n. 4. shown with nominal t ac, and t dqsq. 5. read to precharge equals two clocks, which allows two data pairs of data-out. 6. pre-precharge command; act=active command. 7. rdqs will start driving high one half-clock cycle prior to the first falling edge of rdqs figure 13 read to precharge
rev. 0.6 / oct. 2004 29 hy5rs573225f write timing write burst is initiated with a write command. the starting column and bank addresses are provided with the write command, and auto precharge is either enabled or disabled for that burst access with the a8 pin. if auto precharge is enabled, the row being accessed is precharged at the completion of the burs t after tras min has been met. during write bursts, the first valid data-i n element will be registered on the ri sing edge of wdqs following the write latency set in the mode register and subsequent data elemen ts will be registered on successive edges of wdqs. prior to the first valid wdqs rising edge, a cycle is needed and specified as the write preamble . the preamble consists of a half cycle high followed by a half cy cle low driven by the controller. the cy cle on wdqs following the last data-in element is known as the write postamble and must be driven high by the controller, it can not be left to float high using the on die termination. the wdqs should only toggle on data transfers. the time between the write command and the first valid risi ng edge of wdqs (tdqss) is specified relative to the write latency (wl - 0.25ck and wl + 0. 25ck). all of the write diagrams show the nominal case, and where the two extreme cases (i.e., tdqss [min] and tdqs s [max]) might not be intu itive, they have also been included. upon com- pletion of a burst, assuming no other command has been initiated, the dqs should re mainhi-z and any additional input data will be ignored. data for any write burst may not be tr uncated with any subsequent command. a subsequent write command can be issued on any positi ve edge of clock following the previous write command assuming the previous burst has completed. the subsequent write command can be issued x cycles after the previ- ous write command, where x equals the number of desired ni bbles x2 (nibbles are required by 4n-prefetch architec- ture) i.e. bl/2. a subsequent read command can be issued once twtr is met or a subsequent precharge command can be issued once twr is met. after the precharge co mmand, a subsequent command to the same bank cannot be issued until trp is met. ca ba ck# ck cke cs# ras# cas# we# a0~a7, a9 a10, a11 a8 ba0, 1 high en ap dis ap ca= column address ba= bank address en ap= enable auto precharge dis ap= disable auto precharge don't care figure 14 write command
rev. 0.6 / oct. 2004 30 hy5rs573225f note: 1. di b, etc.=data-in for column b, etc. 2. three subsequent elements of data-in are a pplied in the programmed order following di b. 3. three subsequent elements of data-in are applied in the programmed order following di n. 4. burst of 4 is shown. 5. each write command may be to any bank of the same device. 6. write latency is set to 3 figure 16 consecutive write to write
rev. 0.6 / oct. 2004 31 hy5rs573225f note: 1. di b, etc.=data-in for column b, etc. 2. three subsequent elements of data-in are a pplied in the programmed order following di b. 3. three subsequent elements of data-in are applied in the programmed order following di n. 4. a burst of 4 is shown. 5. each write command may be to any bank. 6. write latency is set to 3. figure 17 nonconsecutive write to write
rev. 0.6 / oct. 2004 32 hy5rs573225f note: 1. di b, etc.=data-in for column b, etc. 2. b?, etc.=the next data-in following di b, etc., according to the programmed burst order. 3. programmed burst length=4 cases is shown. 4. each write command may be to any bank. 5. last write command will have the rest of the nibble on t8 and t8n 6. write latancy is set to 3 figure 18 random write cycle
rev. 0.6 / oct. 2004 33 hy5rs573225f note: 1. di b = data in for column b 2. three subsequent elements of da ta in are applied following d1 b 3. twtr is referenced from the first positive ck edge after the last data in 4. the read and write commands may be to any bank. 5. write latency is set to 1 figure 19 write to read timing
rev. 0.6 / oct. 2004 34 hy5rs573225f note: 1. di b, etc.=data-in for column b. 2. three subsequent elements of data-in are a pplied in the programmed order following di b. 3. a burst of 4 is shown. 4. t wtr is referenced from the first positive ck edge after the last data-in pair. 5. the read and write commands are to the same device. however, the read and write commands may be to dif- ferent devices, in which case t wtr is now required and the read command could be applied earlier. 6. a8 is low with the write command (auto precharge is disabled). 7. write latancy is set to 3 8. the 4n prefetch architecture requires a 2 clock write to read turn around time( t wtr) figure 22 write to precharge
rev. 0.6 / oct. 2004 35 hy5rs573225f precharge the precharge command(figure 25) is used to deactivate th e open row in a particular bank or the open row in all banks. the bank(s) will be available for a subsequent row access some specified time ( t rp) after the precharge com- mand is issued. input a8 determines whether one or all ba nks are to be precharged, and in the case where only one bank is to be precharged, inputs ba0, ba1 select the bank . when all banks are to be pr echarged, inputs ba0, ba1 are treated as "don't care." once a bank ha s been precharged, it is in the idle state and must be activated prior to any read or write commands being issued to that bank. figure 25 precharge command ba= bank address(if a8 is low; otherwise "don't care") a0~a7, a9~a11 ck# ck cke cs# ras# cas# we# a8 ba0, 1 high ba all banks one bank
rev. 0.6 / oct. 2004 36 hy5rs573225f power-down (cke not active) unlike sdr sdrams, gddr3 x32 requires cke to be active at all times an access is in progress: from the issuing of a read or write command until completion of the burst. for reads, a burst comp letion is defined when the read pos- tamble is satisfied; for writes, a burst completion is defined bl/2 cyles after the write postamble is satisfied. power-down (figure 26) is entered when cke is registered low. if power-down occurs when all banks are idle, this mode is refrered to as precharge power-down; if power-do wn occurs when there is a ro w active in any bank, this mode is referred to as active power-down. entering powe r-down deactivates the input and output buffers, excluding ck, ck# and cke. for maximum power savi ngs, the user has the option of disa bling the dll prior to entering power- down. in that case, the dll must be enabled and reset af ter exiting power-down, and 200 clock cycles must occur before a read command can be issued. however, power-down duration is limited by the refresh requirements of the device, so in most applications, the self-refresh mode is preferred over the dll-disabled power-down mode. while in power-down, cke low and a stable clock signal must be maintained at the inputs of the gddr3 dram, while all other input signals are "don't care." the power-down state is synchronously exited when cke is registered high (in conjunction with a nop or deselect command). a valid executable command may be applied four clock cycle later. figure 26 power-down
rev. 0.6 / oct. 2004 37 hy5rs573225f truth table 2 - cke (notes: 1-4) notes: 1. cke n is the logic state of cke at clock edge n; cken-1 was the state of cke at the previous clock edge. 2. current state is the state of the dd rii x32immediately prior to clock edge n . 3. command n is the command registered at clock edge n, and action n is a result of command n . 4. all states and sequences not shown are illegal or reserved. 5. deselect or nop commands should be issu ed on any clock edges occurring during the t xsnr period. a minimum of 200 clock cycles is needed be fore applying a read command for the dll to lock. cke n-1 cke n current state command n action n notes l l power-down x maintain power-down self refresh x maintain self refresh l h power-down deselect or nop exit power-down self refresh deselect or nop exit self refresh 5 h l all banks idle deselect or nop precharge power-down entry bank(s) active deselect or nop active power-down entry all banks idle autorefresh self refresh entry
rev. 0.6 / oct. 2004 38 hy5rs573225f truth table3-current stat e bankn-command to bank n (notes: 1-6; notes apeear below and on next page) note: 1. this table applies when cke n-1 was high and cke n is high(see truth table 2)and after t xsnr has been met(if the previous state was self refresh). 2. this table is bank-specific, except where noted (i.e., the current state is for a specific bank and the commands shown are those allowed to be issu ed to that bank when in that state). exceptions are covered in the notes below. 3. current state definitions: idle : the bank has been precharged, and t rp has met. row active: a row in the bank has been activated, and t rcd has been met. no data bursts/accesses and no register accesses are in progress. read: a read burst has been initiated, with auto precharge disabled. write: a write burst has been initiated, with auto precharge disabled. 4. the following states must not be interruup ted by a command issued to the same bank. command inhibit or nop commands, or allowable commands to the other bank shoujld be issued on any clock edge occurring during these states. allowable comman ds to the other bank are dete rmined by its current state and truth table 3, and according to truth table 4. precharging: startswith registration of a precharge command and ends when t rp is met. once trp is met, the bank will be in the idle state. row activating: starts with registration of an active command and ends when t rcd is met. once t rcd is met, the bank will be in the "row active" state. read w/auto- precharge enabled: starts with registration of a read command with auto precharge enabled and ends when t rp has been met. once t rp is met, the bank will be in the idle state. write w/auto- precharge enabled: starts with registration of a write command with auto precharge enabled and ends when t rp has been met. once t rp is met, the bannk will be in the idle state. currentstate cs# ras# cas# we# command/action notes any h x x x deselect (nop/continue previous operation) l h h h no operation (nop/continue previous operation) x h l h data terminator disable idle l l h h active (select and activate row) ll l hautorefresh 7 row active llllloadmoderegister 7 l h l h read (select column and start read burst) 10 l h l l write (select column and start write burst) 10 l l h l precharge (deactivate row in bank or banks) 8 read (auto precharge disabled) l h l h read (select column and start new read bursst) 10 l h l l write (select column and start write burst) 10, 12 l l h l precharge (only after the read burst is complete) 8 write (auto precharge disabled) l h l h read (select column an d start read burst) 10, 11 l h l l write (select column and start new write burst) 10 l l h l precharge (only after the write burst is complete 8, 11
rev. 0.6 / oct. 2004 39 hy5rs573225f note (continued): 5. the following states must not be interruptd by an y executable command; command inhibit or nop commands must be applied on each posi tive clock edge during these states. refreshing: stars with registration of an auto refresh command and ends when t rc is met. once t rc is met, the ddrii x32 will be in the all banks idle state. accessing mode register: starts with registration of a load mode register command and ends when t mrd has been met. once t mrd is met, the gddr3 x32 will be in the all banks idle state. precharging all: starts with re gistration of a precharge all command and ends when t rp is met. once trp is met, all banks will be in the idle state. read or write: starts with the registatio n of the active command and ends the last valid data nibble. 6. all states and sequences not shown are illegal or reserved. 7. not bank-specific; requires that all ba nks are idle, and bursts are not in progress. 8. may or may not be bank-specific; if multiple banks are to be precharged, each must be in a valid state for precharging. 9. left blank 10. reads or writes listed in the comm and/action column include reads or wr ites with auto precharge enabled and reads or writes with auto precharge disabled. 11. requires appropriate dm masking. 12. a write command may be applied afte r the completion of the read burst.
rev. 0.6 / oct. 2004 40 hy5rs573225f truth table 4-current state bank n-command to bank m (notes: 1-7; notes appear below and on next page) note: 1. this table applies when cke n-1 was high and cke n is high (see truth table 2) and after t xsnr has been net (if the previous state was self refresh). 2. this table describes alternate bank operation, except where noted (i.e., th e current state is for bank n and the commands shown are those allowed to be issued to bank m, assuming that bank m is in such a state that the given command is allowable). except ions are covered in the notes below. 3. current state definitions: idle: the bank has been precharged, and t rp has been met. row active: a row in the bank has been activated, and t rcd has been met. no data bursts/accesses and no register accesses are in progress. read: a read burst has been initiated, with auto precharge disabled. write: a write burst has been initiated, with auto precharge disabled. read with auto precharge enabled: see following text current state cs# ras# cas# we# command/action notes any h x x x deselect (nop/continue previous operation) l h h h no operation (nop/continue previous operation) x h l h data terminatordisable idle x x x x any command otherwise allowed to bank m row activating, active, or precharging l l h h active (select and activate row) l h l h read (select column and start read burst) 6 l h l l write (select column and start write burst) 6 ll h lprecharge read (auto pre- charge dis- abled) l l h h active (select and activate row) l h l h read (select column an d start new read burst) 6 l h l l write (select column and start write burst) 6 ll h lprecharge write (auto pre- charge dis- abled) l l h h active (select and activate row) l h l h read (select column and start read burst) 6,7 l h l l write (select column and start new write burst) 6 ll h lprecharge read (with auto precharge) l l h h active (select and activate row) l h l h read (select column an d start new read burst) 6 l h l l write (select column and start write burst) 6 ll h lprecharge write (with auto precharge) l l h h active (select and activate row) l h l h read (select column and start read burst) 6 l h l l write (select column and start new write burst) 6 ll h lprecharge
rev. 0.6 / oct. 2004 41 hy5rs573225f note (continued): write with auto precharge enabled: see following text 3a. the read with auto precharge enable d or write with auto precharge enabled states can each be broken into two parts: the access period and the precharge period. fo r read with auto precharge, the precharge period is defined as if the same burst was executed with auto precha rge disabled and then followed with the earliest possible pre charge command that still accesses all of the data in the burst. for write with auto precharge, the precharge period begins when t wr ends, with t wr measured as if auto precharge was disabled. the access period starts with registration of the command and ends where the precharge period (or t rp) begins. during the precharge period of the read with auto precharge enabled or write with auto precharge enabled states, active, precharge, read and write commands to the other bank may be applied. in either case, all other related limitations apply (e.g., contention between read data and write data must be avoided). 3b. the minimum delay from a read or write command with auto precharge enabled, to a command to a different is summarized below. cl ru =cas latency (cl) rounded up to the next integer bl=bust length 4. auto refresh and load mode register commands may only be issued when all banks are idle. 5. all states and sequences not shown are illegal or reserved. 6. reads or writes listed in the command/action column include reads or writes with auto precharge enabled and reads or writes with auto precharge disabled. 7. requires appropriate dm masking. from command to command minimum delay (with concurrent auto precharge) write w/ap read or read w/ap write or write w/ap precharge active [wl+(bl/2)] t ck+ t wtr (bl/2) t ck 1 t ck 1 t ck read w/ap read or read w/ap write or write w/ap precharge active (bl/2)* t ck [cl ru +(bl/2)]+2-wl t ck 1 t ck 1 t ck
rev. 0.6 / oct. 2004 42 hy5rs573225f absolute maximum ratings* voltage on v dd supply relative to v ss --------------- -0.5v to +2.5v voltage on v ddq supply relative to v ss --------------- -0.5v to +2.5v voltage on v ref and inputs relative to v ss --------------- -0.5v to +2.5v voltage on i/o pins relative to v ss --------------- -0.5v to v ddq +0.5v max junction temperature, t j ---------------+125 storage temperature (plastic) ------ -55 to +150 power dissipation ------------------------------- tbd short circuit output current ------------------ 50ma * stresses greater than those listed under "absolute maxi mum ratings" may cause perman ent damage to the device. this is a stress rating only, and functional operation of th e device at these of any other conditions above those indi- cated in the operational sections of this specification is no t implied. exposure to absolu te maximum rating conditions for extended periods may affect reliability. dc electrical characteristics and operating conditions ac input operating parameter/condition symbol min typ max units supply voltage v dd 1.9 2.0 2.1 v i/o supply voltage v ddq 1.9 2.0 2.1 v i/o reference voltage v ref 0.69xv ddq 0.70xv ddq 0.71xv ddq v input high(logic 1) voltage v ih(dc) v ref +0.15 - - v input low(logic 0) voltage v il(dc) --v ref -0.15 v input leakage current any input 0v vin vdd (all other pins not under test=0v) i i -5 - 5 ua output leakage current (dqs are disabled; 0v vout vddq) i oz -5 - 5 ua output logic low v ol(dc) --0.76v parameter/condition symbol min typ max units input high (logic 1) voltage; dq v ih(ac) v ref +0.250 - - v input low (logic 0) voltage; dq v il(ac )- -v ref -0.250 v clock input differential voltage; ck and ck# v id(ac) 0.5 - vddq+0.5 v clock input crossing pointl voltage; ck and ck# v ix(ac) v ref -0.15 0.70xvddq v ref +0.15 v
rev. 0.6 / oct. 2004 43 hy5rs573225f input and output voltage waveform
rev. 0.6 / oct. 2004 44 hy5rs573225f clock input operating conditions note: 1. this provides a minimum of 1.16v to a ma ximum of 1.36v, and is always 70% of vddq. 2. ck and ck# must cross in this region. 3. ck and ck# must meet at least vin(dc) min when static and is centered around vmp(dc). 4. ck and ck# must have a minimum 600mv peak-to-peak swing. 5. ck or ck# may not be more positive than vddq + 0.5v or lower than 0.22v. 6. for ac operation, all dc clock re quirements must also be satisfied. 7. numbers in diagram reflect nominal values. figure 28 clock input parameter/condition symbol min typ max units clock input mid-point voltage; ck and ck# v mp(dc) 1.16 1.26 1.36 v clock input voltage level; ck and ck# v in(dc) 0.42 - v ddq +0.3 v clock input differential voltage; ck and ck# v id(dc) 0.22 v ddq v clock input differential voltage; ck and ck# v id(ac) 0.5 v ddq +0.5 v clock input crossing point voltage; ck and ck# v ix(ac) vref-0.15 0.70xvddq vref+0.15 v
rev. 0.6 / oct. 2004 45 hy5rs573225f capacitance (note: 13) idd specifications and conditions i (notes: 1-5, 10, 12, 14, 40;notes on pages 47-50)(0 t +85 ; vddq=+2.0v 0.1v, vdd=+2.0v 0.1v) parameter symbol min max units notes delta input/output capaci tance: dqs, dqs, dm dc io -0.20pf 24 delta input capacitance: command and address dc i1 -0.40pf 29 delta input capacitance: ck, ck# dc i2 -0.10pf 29 input/output capacitance: dqs, dqs, dm c i0 2.5 3.5 pf input capacitance: command and address c i1 2.0 3.0 pf input capacitance: ck, ck# c i2 2.0 3.0 pf input capacitance: cke c i3 2.0 3.0 pf input capacitance: res c i4 1.0 2.0 pf parameter/condition symbol max units notes -12 -13 -14 -15 operating current: one bank;active-pre- charge; t rc= t rc(min); t ck= t ck(min); dq, dm, and dqs inputs changing twice per clock cycle; address and control inputs changing once per clock cycle; wl=4 i dd0 450 425 400 375 ma 22 operating current:one bank ;active-read-precharge; burst=4; t rc= t rc(min); t ck= t ck(min);i out =0ma; address and control inputs changing once per clock cycle; wl=4 i dd1 450 425 400 375 ma 22 precharge power-down standby current: all banks idle; poweer-down mode; t ck= t ck min; cke=low; i dd2p 35 34 32 31 ma 32 idle standby current: cs#=high;all banks idle; t ck= t ck (min); cke=high; address and other control inputs changing once per clock cycle i dd2n 160 150 140 135 ma active power-down standby current: one bank active; power-down mode; t ck= t ck(min); cke=low' wl=4 i dd3p 35 34 32 31 ma 32 active standby current: cs#=high; cke=high;address one bank; active-precharge; t rc= t ras (max); t ck= t ck (min); dq, dm and dqs inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle i dd3n 400 375 350 325 ma 22 operating current: burst=2; reads; continuous burst; one bank active; address and control inputs changing once per clock cycle; t ck= t ck (min); i out =0ma; wl=4 i dd4r 1000 950 900 850 ma operating current: burst=2; writes;continuous burst; one bank active; address and control inputs changing once per clock cycle; t ck= t ck(min); dq, dm and dqs inputs changing twice per clock cycle; wl=4 i dd4w 1000 950 900 850 ma auto refresh current t rfc(min) i dd5a 600 575 550 525 ma 22 t rfc=7.8us i dd5b 160 150 140 135 ma 27 self refresh current:cke<0.2v standard i dd6 15 15 15 15 ma 11
rev. 0.6 / oct. 2004 46 hy5rs573225f idd specifications and conditions ii (notes: 1-5, 10, 12, 14, 40;notes on pages 47-50)(0 t +85 ; vddq=+2.0v 0.1v, vdd=+2.0v 0.1v) parameter/condition symbol max units notes -16 -18 -20 -22 operating current: one bank;active-pre- charge; t rc= t rc(min); t ck= t ck(min); dq, dm, and dqs inputs changing twice per clock cycle; address and control inputs changing once per clock cycle; wl=4 i dd0 350 325 300 275 ma 22 operating current:one bank;active-read-precharge; burst=4; t rc= t rc(min); t ck= t ck(min);i out =0ma; address and control inputs changing once per clock cycle; wl=4 i dd1 350 325 300 275 ma 22 precharge power-down standby current: all banks idle; poweer-down mode; t ck= t ck min; cke=low; i dd2p 30 28 27 26 ma 32 idle standby current: cs#=high;all banks idle; t ck= t ck (min); cke=high; address and other control inputs changing once per clock cycle i dd2n 130 120 115 110 ma active power-down standby current: one bank active; power-down mode; t ck= t ck(min); cke=low' wl=4 i dd3p 30 28 27 26 ma 32 active standby current: cs#=high; cke=high;address one bank; active-precharge; t rc= t ras (max); t ck= t ck (min); dq, dm and dqs inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle i dd3n 300 275 250 225 ma 22 operating current: burst=2; reads; continuous burst; one bank active; address and co ntrol inputs changing once per clock cycle; t ck= t ck (min); i out =0ma; wl=4 i dd4r 800 750 700 650 ma operating current: burst=2; writes;continuous burst; one bank active; address and co ntrol inputs changing once per clock cycle; t ck= t ck(min); dq, dm and dqs inputs changing twice per clock cycle; wl=4 i dd4w 800 750 700 650 ma auto refresh current t rfc(min) i dd5a 500 475 450 425 ma 22 t rfc=7.8us i dd5b 130 120 115 110 ma 27 self refresh current:cke<0.2v standard i dd6 15 15 15 15 ma 11
rev. 0.6 / oct. 2004 47 hy5rs573225f electrical characteristics an d ac operating conditions i (notes: 1-5, 14-17, 33, 40; notes on pages 47-50) ( 0 t +85 ; vddq=+2.0 0.1v, vdd=+2.0v 0.1v) ac characteristics symbol -12 -13 -14 -15 units notes parameter min max min max min max min max access window of dqs and rdqs from ck/ck# tac -0.25 +0.25 -0.25 +0.25 -0.25 +0.25 -0.25 +0.25 tck ck high-level width tch 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tck 30 ck low-level width tcl 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tck 30 clock cycle time cl=9 tck(9) 1.2 3.3 1.3 3.3 1.4 3.3 - - ns cl=8 tck(8) - - - - - - 1.5 3.3 ns write latency twl 23232323tck43 dq and dm input hold time relative to dqs tdh 0.16 0.16 0.18 0.18 ns 26, 31 dq and dm input setup time relative to dqs tds 0.16 0.16 0.18 0.18 ns 26, 31 dqs input high pulse width tdqsh 0.35 0.35 0.35 0.35 tck dqs input low pulse width tdqsl 0.35 0.35 0.35 0.35 tck dqs-dq skew tdqsq -0.14 0.14 -0.15 0.15 -0.16 0.16 -0.17 0.17 ns 25, 26 write command to first dqs latching transition tdqss wl -0.25 wl +0.25 wl -0.25 wl +0.25 wl -0.25 wl +0.25 wl -0.25 wl +0.25 tck dqs falling edge to ck rising-setup time tdss 0.25 0.25 0.25 0.25 tck dqs falling edge from ck rising-hold time tdsh 0.25 0.25 0.25 0.25 tck half strobe period thp 0.45 0.45 0.45 0.45 tck 34 data-out high-impedance window from ck/ck# thz -0.3 -0.3 -0.3 -0.3 ns 18 data-out low-impedance window from ck/ck# tlz -0.3 -0.3 -0.3 -0.3 ns 18 address and control input hold time tih 0.3 0.3 0.35 0.35 ns 14 address and control input setup time tis 0.3 0.3 0.35 0.35 ns 14 address and control input pulse width tipw 0.9 0.9 1.0 1.0 ns load mode register command cycle time tmrd 6 6 5 5 tck data output hold tqh 0.14 0.14 0.16 0.16 ns 25, 26, 34
rev. 0.6 / oct. 2004 48 hy5rs573225f - continue - ac characteristics symbol -12 -13 -14 -15 units notes parameter min max min max min max min max active to precharge com- mand tras 38ns 62.4us 38ns 62.4us 38ns 62.4us 38ns 62.4us 35 active to active/auto refresh command period trc 52 52 52 52 ns auto refresh command period trfc 60 60 60 60 ns refresh to refresh com- mand interval trefc 70 70 70 70 us 23 average periodic refresh inter- val trefi 7.8 7.8 7.8 7.8 us 23 active to read or write delay trcd 16 16 16 16 ns precharge command period trp 16 16 16 16 ns dqs read preamble trpre 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck dqs read postamble trpst 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck active bank a to active bank b command trrd 5 5 5 5 tck 42 exit power down tpdex 7+tis 7+tis 6+tis 6+tis tck dqs write preamble twpre 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck dqs write preamble setup time twpres 0 0 0 0 ns 20, 21 dqs write postamble twpst 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck 19 write recovery time twr 10 9 9 8 tck internal write to read com- mand delay twtr 5 5 5 5 tck res to cke setup tats 10 10 10 10 ns res to cke hold tath 10 10 10 10 ns exit self refresh to non-read command txsnr 66 66 66 66 ns exit self refresh to read com- mand txsrd 200 200 200 200 tck
rev. 0.6 / oct. 2004 49 hy5rs573225f electrical characteristics an d ac operating conditions ii (notes: 1-5, 14-17, 33, 40; notes on pages 47-50) ( 0 t +85 ; vddq=+2.0 0.1v, vdd=+2.0v 0.1v, 2.5 0.25v) ac characteristics symbol -16 - 18 - 2 - 22 units notes parameter min max min max min max min max access window of dqs and rdqs from ck/ck# tac -0.25 +0.25 -0.25 +0.25 -0.25 +0.25 -0.25 +0.25 tck ck high-level width tch 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tck 30 ck low-level width tcl 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tck 30 clock cycle time cl=8 tck(8) 1.6 3.3 - - - - - - ns cl=7 tck(7) 1.8 3.3 2.0 3.3 - - ns cl=6tck(6) ------2.23.3ns write latency twl 23131313tck43 dq and dm input hold time relative to dqs tdh 0.25 0.25 0.25 0.30 ns 26, 31 dq and dm input setup time relative to dqs tds 0.25 0.25 0.25 0.30 ns 26, 31 dqs input high pulse width tdqsh 0.35 0.35 0.35 0.35 tck dqs input low pulse width tdqsl 0.35 0.35 0.35 0.35 tck dqs-dq skew tdqsq -0.18 0.18 -0.2 0.2 -0.225 0.225 -0.25 0.25 ns 25, 26 write command to first dqs latching transition tdqss wl -0.25 wl +0.25 wl -0.25 wl +0.25 wl -0.25 wl +0.25 wl -0.25 wl +0.25 tck dqs falling edge to ck rising- setup time tdss 0.25 0.25 0.25 0.25 tck dqs falling edge from ck ris- ing-hold time tdsh 0.25 0.25 0.25 0.25 tck half strobe period thp 0.45 0.45 0.45 0.45 tck 34 data-out high-impedance window from ck/ck# thz -0.3 -0.3 -0.3 -0.35 ns 18 data-out low-impedance win- dow from ck/ck# tlz -0.3 -0.3 -0.3 -0.35 ns 18 address and control input hold time tih 0.45 0.45 0.5 0.5 ns 14 address and control input setup time tis 0.45 0.45 0.5 0.5 ns 14 address and control input pulse width tipw 1.2 1.2 1.3 1.5 ns load mode register command cycle time tmrd 4 4 4 4 tck data output hold tqh 0.160 0.190 0.225 0.225 ns 25, 26, 34
rev. 0.6 / oct. 2004 50 hy5rs573225f - continue - ac characteristics symbol - 16 - 18 - 2 - 22 units notes parameter min max min max min max min max active to precharge com- mand tras 38ns 62.4us 38ns 62.4us 38ns 62.4us 38ns 62.4us 35 active to active/auto refresh command period trc 52 52 52 52 ns auto refresh command period trfc 60 60 60 60 ns refresh to refresh com- mand interval trefc 70 70 70 70 us 23 average periodic refresh interval trefi 7.8 7.8 7.8 7.8 us 23 active to read or write delay trcd 16 16 16 16 ns precharge command period trp 16 16 16 16 ns dqs read preamble trpre 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck dqs read postamble trpst 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck active bank a to active bank b command trrd 5 5 5 5 tck 42 exit power down tpdex 6+ tis 4+ tis 4+ tis 4+ tis tck dqs write preamble twpre 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck dqs write preamble setup time twpres 0 - 0 - 0 - 0 - ns 20, 21 dqs write postamble twpst 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck 19 write recovery time twr 8 7 6 6 tck internal write to read command delay twtr 5 5 5 5 tck res to cke setup tats 10 10 10 10 ns res to cke hold tath 10 10 10 10 ns exit self refresh to non- read command txsnr 66 66 66 66 ns exit self refresh to read command txsrd 200 200 200 200 tck
rev. 0.6 / oct. 2004 51 hy5rs573225f notes 1. all voltages referenced to v ss . 2. tests for ac timing, i dd , and electrical ac and dc characteristics ma y be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified. 3. outputs measured into equivalent load of 10pf terminated with 60ohms to vddq: 4. ac timing and i dd tests may use a v il -to-v ih swing of up to 1.0v in the test envi ronment, but input timing is still ref erenced to v ref (or to the crossing point for ck/ck#), and parameter specifications are guaranteed for the specified ac input levels under normal use co nditions. the minimum slew rate for the input signals used to test the device is 3v/ ns in the range between v il(ac) and v ih(ac) . 5. the ac and dc input level specifications are an op en drain design for improved high speed signalling. 6. v ref is expected to equal 70% of v ddq for the transmitting device an d to track variations in the dc level of the same. peak-to-peak noise on v ref may not exceed 2 percent of the dc value. thus, from 70% of v ddq , v ref is allowed 25mv for dc error and an additional 25mv for ac noise. 7. reserved for future use. 8. vid is the magnitude of the difference between the input level on ck an d the input level on ck# 9. the value of v ix is expected to equal 70% v ddq for the transmitting device and must track variations in the dc level of the same. 10. i dd is dependent on output lo ading and cycle rates. specified values are obtained with minimum cycle time at mini mum cas latency. outputs are open during idd measurments. 11. enables on-chip refresh and address counters. 12. i dd specifications are tested after the device is properly initialized. 13. this parameter is sampled. v dd =+2.0v 0.1v, v ddq =+2.0v 0.1v, v ref =v ss , f=500mhz, t a =25 , v out(dc) =0.75*v ddq , v out (peack to peak)=0.2v. dm input isgrou ped with i/o pins, reflecting the fact that they are matched in loading. 14. input and output slew rate=3v/ns. if the input slew rate is less than 3v /ns, input timing may be compromised. all slew rates are measured between vih and vil. 15. the ck/ck# input reference level (for timing referenced to ck/ck#) is the point at which ck and ck# cross; the input reference level for signals other than ck/ck# is v ref . 16. inputs are not recognized as valid until v ref stabilizes. exception: during the period before v ref stabilizes, mf, cke<0.3x v ddq is recognized as low. 17. reserved for future use.. 18. t hz and t lz transitions occur in the same access time windows as vali d data transitions. these parameters are not referenced to a specific voltage level, but specify when the device output is no longer driv ing (hz) or begins driving (lz). 19.the maximum limit for this parameter is not a device limit. the device will operate with a greater value for this param eter, but system performance (b us turnaround) will degrade accordingly.
rev. 0.6 / oct. 2004 52 hy5rs573225f 20. this is not a device limit. the device will operate wi th a negative value, but system performance could be degraded due to bus turnaround. 21. it is recommended that wdqs be valid(high or low) on or before the write command. the case shown (wdqs going from high-z to logic low) on or before the write command. the case shown (wdqs going from high-z to lo gic low) applies when no writes were previously in progress, wdqs could be high during this time, depending on t dqss. 22. min ( t rc or t rfc) for i dd measurements is the smallest multiple of t ck that meets the minimum absolute value for the respective parameter. t ras max for i dd measurements is the largest multiple of t ck that meets the maxi mum absolute value for tras. 23. the refresh period is 4k every 32ms. this equates to an average refresh rate of 7.8us. 24. the i/o capacitance per dqs and dq byte/ group will no t differ by more than this maximum amount for any given device. 25. the valid data window is derived by achieving other specifications- t dqhp, and t dqsq, [ t dqhp-0.38ns (-18), t dqhp, and t dqsq, t dqhp=0.45ns (-22)]. the data va lid window derates directly porportional with the strove duty cycl e and a practical data valid window can be derived. the strobe is allowed a maximum duty cycle vari ation of 48/52. functionality is uncertain when operating beyond a 48/52 ratio. the data valid window derating cu rves are provided below for duty cycles ranging between 50/50 and 48/52 based off the optional read strobe. 26. referenced to each output group: rdqs0 with dq0-dq7, rdqs1 with dq8-dq15, rdqs2 with dq16-dq23, and rdqs with dq24-dq31 27. this limit is actually a nominal value and does not result in a fail value. cke is high during refresh command period ( t rfc[min]) else cke is low(i.e., during standby). 28. the dc values define where the inpu t slew rate requirements are imposed, and the input signal must not violate these levels in order to maintain a valid level. the inputs require the ac valu e to be achieved during signal transi tion edge and the driver should achi eve the same slew rate through the ac values. 29. the input capacitance per pin group will not differ by more than this maximum amount for any given device.. 30. ck and ck# input slew rate must be 3v/ns. 31. dq and dm input slew rates must not deviate from dqs by more than 10%. if the dqs slew rate is less than 3v/ ns, timin longer referenced to the mid-point but to the v il(ac) maximum and v ih(ac) minimum points. 32. v dd must not vary more than 4% if cke is not active while any bank is active. 33. the clock is allowed up to 90ps of peak to peak jitter. each timing parameter is allowed to vary by the same amount. 34. t hp (min) is the lesser of t cl minimum and t ch minimum actually appl ied to the device ck and ck/ inputs, collec tively during bank active. 35. reads and writes with autoprecharg e are not allowed to be issued until t ras(min) can be satisfied prior to the internal precharge command being issued. 36. progamable drive curves 40ohm example: a) the full variation in driver pull-down current fr om minimum to maximum process, temperature and voltage will lie within the outer boun ding lines of the v- i curve of figure a
rev. 0.6 / oct. 2004 53 hy5rs573225f b) the vaariation in ddriver pull-down current within nomi nal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the v-i curve of figure a. c) the full variation in drive pull-up current from mi nimum to maximum process, temp erature and voltage will lie within the outer bounding lines of the v-i curve of figure b. d) the variation in driver pull-up current within nal limits of voltage and temperature is expected, but not guaran teed, to lie within the inner bo unding lines of the v-i curve of figure b. 37. programable terminator curves 60ohm, 120ohm and 240ohm examples: a) the full variation in driver pull-up curren t from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the v-i curve of figure c, d and e. b) the vaariation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the v-i curve of figure c, d and e. 38. the voltage levels used are derived from the refernced test load. inpractice, the voltage levels obtained from a properly terminated bus will pr ovide significantly different voltage values. 39. v ih overshoot: vih (max)=v ddq +0.5v for a pulse width 500ps and the pulse width can not be greater than 1/3 of the cycle rate. v il undershoot: v il (min)=0.0v for a pulse width 500ps and the pulse width can not be greater than 1/3 of the cycle rate. 40. the dll must be reset when changing the frequency followed by 200 clock cycles 41. junction temperature is a function of total devi ce power dissipation and devicemounting environment. measured per semi g38-87. 42. the thermal resistance data is based on a numb er of samples from multiple lots and should be viewed as a typical number. thes e parameters are not tested in production. 43. the write latency can be set from 1 to 3 clocks but can never be less than 2ns for latencies of 1, 2 and 3 clocks. when the write latency is set to 1, 2 or 3 clocks the input buffers are turned on during the active commands reducing the latency but added power.
rev. 0.6 / oct. 2004 54 hy5rs573225f note: 1. t dqsq represents the skew between the 8 dq lines and the respective rdqs pin. 2. t dqsq is derived at each rdqs clock e dge and is not cumulative over time an d begins with first dq transition and ends with the last valid transition of dqs. 3. t ac is shown in the nominal case 4. t dqhp is the lesser of t dqsl or t dqsh strobe transition collectively when a bank is active. 5. the data valid window is derived for each rdqs transitions and is defined by t dv. 6. there are 4rdqs pins for this device with rdqs0 in rela tion to dq(0-7), rdqs1 in relation dq(8-15), rdqs2 in relation to dq(16-24) an d rdqs3 in relation to dq(25-31). 7. this diagram only represents one of the four byte lanes. figure 29 data output timing- t dqsq, t qh and data valid window
rev. 0.6 / oct. 2004 55 hy5rs573225f note: 1. t ac represents the relationship between dq , rdqs to the crossing of ck and ck# figure 30 data output timing- t ac, t rpre, t rpst and t dqsck note: 1. t dsh(min) generally occurs during t dqss(min). 2. t dss(min) generally occurs during t dqss(max). figure 31 data input timing
rev. 0.6 / oct. 2004 56 hy5rs573225f figure 32 initialization and load moad registers note: 1. a dll reset with a8=h is re quired after enabling the dll. 2. t mrd is required before any command can be applied, and 200 cycles of ck are required before a read command can be issued. 3. the two auto refresh commands at tc0 and td0 may be applied after the load mode register(lmr) command at ta0. 4. pre=precharge command, lmr=load mode re gister command, ar=auto refresh command, act=active command,ra=row address, ba=bank address
rev. 0.6 / oct. 2004 57 hy5rs573225f figure a figure b programed drive characteristics at 40 ohms
rev. 0.6 / oct. 2004 58 hy5rs573225f figure c programed drive characteristics at 60 ohms
rev. 0.6 / oct. 2004 59 hy5rs573225f figure d programed drive characteristics at 120 ohms
rev. 0.6 / oct. 2004 60 hy5rs573225f figure e programed drive characteristics at 240 ohms active termination characteristics for 240ohms
rev. 0.6 / oct. 2004 61 hy5rs573225f package information 12mm x 12mm, 144ball fine-pitch ball grid array notes 1. dimensions are in millmeters. 2. solder ball material: eutectic 63% sn, 37% pb, or 62% sn, 36% pb, 2% ag. 3. mold compound: epoxy novolac. 4. substrate material: plastic laminate. 5. solder ball pad 0.33. 6. solder ball diameter refers to post reflow condition. the pre-reflow diameter is 0.40. detailed "a" 0.12mm 0.86mm0.05 0.35mm0.05 1.3mm max detailed "a" 12mm0.1 12mm0.1 8.8mm 8.8mm 0.8mm [ ball location ] ball existing optional (vss thermal ball) 0.5mm diameter 0.55max 0.45 min 0.5mm
rev. 0.6 / oct. 2004 62 hy5rs573225f apendix a i/o driver and termination the following diagram shows the general gddr3 driver and terminator self calibration flow for driver and terminator ? first calibrate pmos device agains t 240ohm resister to vss via zq pin ? this calibrates one pmos leg to 240 ohms ? use 1 pmos leg for 240 ohm terminator ? use 2 pmos leg for 120 ohm terminator ? use 4 pmos leg for 60 ohm terminator ? use 6 pmos leg for 40 ohm pullup driver ? next calibrate one nmos leg against the already calibrated 240 ohm pmos leg ? this calibrates one nmos leg to 240 ohms ? use 6 nmos legs for 40 ohm driver
rev. 0.6 / oct. 2004 63 hy5rs573225f self calibration of pmos leg self calibratio n of nmos leg when match nmos leg is calibrated to 240ohms

▲Up To Search▲

Price & Availability of HY5RS573225F-12

	To Download HY5RS573225F-12 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .