View HSD64M64F8KA_4871100.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HANBit
HSD64M64F8KA
Synchronous DRAM Module 512Mbyte (64Mx64bit), SMM, based on 32Mx8 ,4Banks, 4K Ref., 3.3V GENERAL DESCRIPTION
The HSD64M64F8KA is a 64M x 64 bit Synchronous Dynamic RAM high-density memory module. The module consists of sixteen CMOS 32M x 8 bit with 4banks Synchronous DRAMs in TSOP-II 400mil packages on a 120-pin glass-epoxy. One 0.22uF and two 0.1uF decoupling capacitors are mounted on the printed circuit board in parallel for each SDRAM. The HSD64M64F8KA is a SMM(Stackable Memory Module type) .Synchronous design allows precise cycle control with the use of system clock. I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable latencies allows the same device to be useful for a variety of high bandwidth, high performance memory system applications All module components may be powered from a single 3.3V DC power supply and all inputs and outputs are LVTTL-compatible.
Part No. HSD64M64F8KA
FEATURES
* Part Identification HSD64M64F8KA - 10L : 100MHz (CL=3) HSD64M64F8KA - 10 : 100MHz (CL=2) HSD64M64F8KA - 13 : 133MHz (CL=3) * Burst mode operation * Auto & self refresh capability (8192Cycles/64ms) * LVTTL compatible inputs and outputs * Single 3.3V 0.3V power supply * MRS cycle with address key programs - Latency (Access from column address) - Burst length (1, 2, 4, 8 & Full page) - Data scramble (Sequential & Interleave) * All inputs are sampled at the positive going edge of the system clock * The used device is stacked 8M x 8bit x 4Banks SDRAM PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
PIN ASSIGNMENT
60-PIN P1 Connector Symbol Vcc DQ32 DQ33 DQ34 DQ35 DQ36 DQ37 DQ38 DQ39 Vcc DQ40 DQ41 DQ42 DQ43 DQ44 DQ45 DQ46 DQ47 Vcc DQM4 DQM5 NC CKE0 CKE1 Vcc NC NC /CS1 /CS2 Vcc PIN 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 Symbol Vss DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 Vss DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 Vss DQM0 DQM1 /WE CLK0 CLK1 Vss /CAS /RAS /CS1 /CS2 Vss PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 60-PIN P2 Connector Symbol Vss DQ16 DQ17 DQ18 DQ19 DQ20 DQ21 DQ22 DQ23 Vss DQ24 DQ25 DQ26 DQ27 DQ28 DQ29 DQ30 DQ31 Vss DQM2 DQM3 NC BA0 BA1 A10/AP A0 A1 A2 A3 Vss PIN 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 Symbol Vcc DQ48 DQ49 DQ50 DQ51 DQ52 DQ53 DQ54 DQ55 Vcc DQ56 DQ57 DQ58 DQ59 DQ60 DQ61 DQ62 DQ63 Vcc DQM6 DQM7 A12 A11 A9 A8 A7 A6 A5 A4 Vcc
URL:www.hbe.co.kr REV. 1.0 (August, 2002)
1
HANBit Electronics Co.,Ltd.
HANBit
FUNCTIONAL BLOCK DIAGRAM
Stacking
HSD64M64F8KA
* /CS0 + /CS2(b'd) = /CS1(Module), /CS1 + /CS3(b'd) = /CS2(Module) ** Address (0:12), /RAS, /CAS, /WE, BA(0:1), CLK, CKE0 U0~U15
URL:www.hbe.co.kr REV. 1.0 (August, 2002)
2
HANBit Electronics Co.,Ltd.
HANBit
PIN FUNCTION DESCRIPTION
Pin CLK /CS Name System clock Chip enable Input Function
HSD64M64F8KA
Active on the positive going edge to sample all inputs. Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM
CKE
Clock enable
Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. CKE should be enabled 1CLK+tss prior to valid command.
A0 ~ A12
Address
Row/column addresses are multiplexed on the same pins. Row address : RA0 ~ RA12, Column address : CA0 ~ CA9
BA0 ~ BA1
Bank select address
Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time.
/RAS
Row address strobe
Latches row addresses on the positive going edge of the CLK with /RAS low. Enables row access & precharge.
/CAS
Column address strobe
Latches column addresses on the positive going edge of the CLK with /CAS low. Enables column access. Enables write operation and row precharge. Latches data in starting from /CAS, /WE active.
/WE
Write enable
DQM0 ~ 7
Data input/output mask
Makes data output Hi-Z, tsHZ after the clock and masks the output. Blocks data input when DQM active. (Byte masking) Data inputs/outputs are multiplexed on the same pins. Power and ground for the input buffers and the core logic.
DQ0 ~ 63 Vcc/Vss
Data input/output Power supply/ground
ABSOLUTE MAXIMUM RATINGS
PARAMETER Voltage on Any Pin Relative to Vss Voltage on Vcc Supply Relative to Vss Power Dissipation Storage Temperature
SYMBOL VIN ,OUT Vcc PD TSTG
RATING -1V to 4.6V -1V to 4.6V 16W -55oC to 150oC
Short Circuit Output Current IOS 50mA Notes: Permanent device damage may occur if " Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
URL:www.hbe.co.kr REV. 1.0 (August, 2002)
3
HANBit Electronics Co.,Ltd.
HANBit
DC OPERATING CONDITIONS
(Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70C) ) PARAMETER Supply Voltage Input High Voltage Input Low Voltage Output High Voltage Output Low Voltage SYMBOL Vcc VIH VIL VOH VOL MIN 3.0 2.0 -0.3 2.4 TYP. 3.3 3.0 0 MAX 3.6 Vcc+0.3 0.8 0.4
HSD64M64F8KA
UNIT V V V V V
NOTE
1 2 IOH = -2mA IOL = 2mA 3
Input leakage current I LI -10 10 uA Notes : 1. VIH (max) = 5.6V AC. The overshoot voltage duration is 3ns. 2. VIL (min) = -2.0V AC. The undershoot voltage duration is 3ns. 3. Any input 0V VIN VDDQ. Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
CAPACITANCE
DESCRIPTION Input capacitance(A0~A11) Input capacitance(/RAS, /CAS,/WE) Input capacitance(CKE0) Input capacitance(CLK0) Input capacitance(/CS0~/CS3) Input capacitance(DQM0~DQM7) Input capacitance(BA0~BA1) Data input/output capacitance (DQ0 ~ DQ63) (Vcc = 3.3V, TA = 23C, f = 1MHz, VREF =1.4V 200 mV) SYMBOL CIN1 CIN2 CIN3 CIN4 CIN5 CIN3 CIN3 COUT MIN 40 40 40 40 40 40 40 64 MAX 80 80 80 64 80 64 64 104 UNITS pF pF pF pF pF pF pF pF
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, TA = 0 to 70C) TEST PARAMETER Operating current (One bank active) Precharge standby current in power-down mode ICC2PS ICC1 ICC2P SYMBOL CONDITION Burst length = 1 tRC tRC(min) IO = 0mA CKE VIL(max) tCC=10ns CKE & CLK VIL(max) tCC= -10 720 -10L 720 16 16 -13 800 mA mA mA VERSION UNIT E 1 3 3 NOT
URL:www.hbe.co.kr REV. 1.0 (August, 2002)
4
HANBit Electronics Co.,Ltd.
HANBit
CKE VIH(min) ICC2N /CS VIH(min), tcc=10ns 320
HSD64M64F8KA
Precharge standby current in non power-down mode
Input signals are changed one time during 20ns CKE VIH(min) mA 3
ICC2NS
CLK VIL(max),
tcc=
112
Input signals are stable Active standby current in power-down mode ICC3P ICC3PS CKE VIL(max), tcc=10ns CKE&CLK VIL(max) tcc= CKEVIH(min), ICC3N /CSVIH(min), tcc=10ns 480 mA 3 80 mA 80 3
Active standby current in non power-down mode (One bank active)
Input signals are changed one time during 20ns CKEVIH(min)
ICC3NS
CLK VIL(max),
tcc=
320
Input signals are stable Operating current (Burst mode) Refresh current Self refresh current ICC4 IO = 0 mA Page burst 4Banks Activated tCCD = 2CLKs ICC5 ICC6 tRC tRC(min) CKE 0.2V 1520 1520 24 1600 mA mA 2 3 800 800 880 mA 1
Notes: 1. Measured with outputs open. 2. Refresh period is 64ms. 3. Measured with 1PLL & 3 Drive Ics. 4. Unless otherwise noticed, input swing level is CMOS(VIH/VIL=VDDQ/VSSQ).
AC OPERATING TEST CONDITIONS
(vcc = 3.3V 0.3V, TA = 0 to 70C) PARAMETER AC Input levels (Vih/Vil) Input timing measurement reference level Input rise and fall time Output timing measurement reference level Output load condition Value 2.4/0.4 1.4 tr/tf = 1/1 1.4 See Fig. 2 UNIT V V ns V
URL:www.hbe.co.kr REV. 1.0 (August, 2002)
5
HANBit Electronics Co.,Ltd.
HANBit
HSD64M64F8KA
+3.3V Vtt=1.4V
1200 DOUT 870 50pF* DOUT Z0=50 VOH (DC) = 2.4V, IOH = -2mA VOL (DC) = 0.4V, IOL = 2mA
50 50pF
vss
(Fig. 1) DC output load
(Fig. 2) AC output load circuit
OPERATING AC PARAMETER
(AC operating conditions unless otherwise noted) VERSION PARAMETER Row active to row active delay /RAS to /CAS delay Row precharge time Row active time SYMBOL -10 tRRD(min) tRCD(min) tRP(min) tRAS(min) tRAS(max) tRC(min) tRDL(min) tDAL(min) tCDL(min) tBDL(min) tCCD(min) CAS latency=3 Number of valid output data CAS latency=2 1 70 20 20 20 50 -10L 20 20 20 50 100 70 2 2 CLK + 20 ns 1 1 1 2 ea 4 65 -13 15 20 20 45 ns ns ns ns ns ns CLK CLK CLK CLK 1 2,5 5 2 2 3 1 1 1 1 UNIT NOTE
Row cycle time Last data in to row precharge Last data in to Active delay Last data in to new col. address delay Last data in to burst stop Col. address to col. address delay
Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer. 2. Minimum delay is required to complete write. 3. All parts allow every cycle column address change. 4. In case of row precharge interrupt, auto precharge and read burst stop. 5. For -1H/1L, tRDL=1CLK and tDAL=1CLK+20ns is also supported . ( recommend : tRDL=2CLK and tDAL=2CLK + 20ns.)
URL:www.hbe.co.kr REV. 1.0 (August, 2002)
6
HANBit Electronics Co.,Ltd.
HANBit
AC CHARACTERISTICS
(AC operating conditions unless otherwise noted) -10 PARAMETER CLK cycle time CLK to valid output delay Output data hold time CAS latency=3 tCC CAS latency=2 CAS latency=3 tSAC CAS latency=2 CAS latency=3 tOH CAS latency=2 tCH tCL tSS tSH tSLZ tSHZ CAS latency=2 6 7 6 3 3 3 2 1 1 6 3 3 3 2 1 1 ns ns ns ns ns 6 3 2.5 2.5 1.5 0.8 1 3 6 3 7 3 6 10 6 SYMBOL MIN 10 1000 12 6 MAX MIN 10 1000 10 MAX MIN 7.5 -10L -13
HSD64M64F8KA
UNIT MAX 1000 5.4 ns ns
NOTE
1
1,2
ns ns ns ns ns ns 5.4 ns ns
1,2 ns ns ns ns ns 1 1
CLK high pulse width CLK low pulse width Input setup time Input hold time CLK to output in Low-Z CLK to output in Hi-Z CAS latency=3
Notes : 1. Parameters depend on programmed CAS latency. 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter. 3. Assumed input rise and fall time (tr & tf) = 1ns. If tr & tf is longer than 1ns, transient time compensation should be considered i.e., [(tr + tf)/2-1]ns should be added to the parameter.
URL:www.hbe.co.kr REV. 1.0 (August, 2002)
7
HANBit Electronics Co.,Ltd.
HANBit
SIMPLIFIED TRUTH TABLE
COMMAND Register Mode register set Auto refresh Refresh Self refres h Auto disable Auto eable Auto disable Auto enable H Bank selection All banks Entry Exit Entry Exit H H L H L H H X H L X X L H L H L L H L X H L H L H L X V X X H X V X X H X H X H H H X V X X H X V precharge precharge H X L H L L L L X V X X H X V X X X X X V X H X V precharge Entry Exit CKE n-1 H H L H CKE n X H L H X /C S L L L H L /R A S L L H X L /C A S L L H X H /W E L H H X H D Q M X X X X V BA 0,1
HSD64M64F8KA
A10/ AP OP code X X
A11 A9~A0
NOTE 1,2 3 3 3 3
Bank active & row addr. Read & column address Write & column address Burst Stop Precharg e precharge
Row address L Column Address H L H X L H X X (A0 ~ A9) Column Address (A0 ~ A9) 4,5 6 4,5 4 4
H
X
L
H
L
H
X
V
Clock suspend or active power down
Precharge down mode DQM
power
X X V X X X 7
No operation command
(V=Valid, X=Don't care, H=Logic high, L=Logic low) Notes : 1. OP Code : Operand code A0 ~ A11 & BA0 ~ BA1 : Program keys. (@ MRS) 2. MRS can be issued only at all banks precharge state. A new command can be issued after 2 CLK cycles of MRS. 3. Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state. 4. BA0 ~ BA1 : Bank select addresses. If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected. If both BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected. If both BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected. If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected. If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected. 5. During burst read or write with auto precharge, new read/write command can not be issued. Another bank read/write command can be issued after the end of burst. New row active of the associated bank can be issued at t RP after the end of burst. 6. Burst stop command is valid at every burst length. 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)
URL:www.hbe.co.kr REV. 1.0 (August, 2002)
8
HANBit Electronics Co.,Ltd.
HANBit
PACKAGING INFORMATION
Unit : mm
HSD64M64F8KA
Front - Side
TOLERANCE : 0.20
Rear- Side (Top view)
1.3
PM
2.6 4.6 5.0
T = 8.7
PB
MAIN BOARD
3.75
Connector Configuration
- Module PCB Bottom (PM) : AMP 177984-2 (177986-2), 0.8mm Free Height Plugs, 60pins - Main Board top (PB) : AMP 177983-2(177985-2),0.8mm Free Height Receptacles , 60pins
URL:www.hbe.co.kr REV. 1.0 (August, 2002)
9
HANBit Electronics Co.,Ltd.
HANBit
ORDERING INFORMATION
HSD64M64F8KA
Part Number
Density
Org.
Package 120PIN STACKABLE 120PIN STACKABLE 120PIN STACKABLE
Ref.
Vcc
MODE
MAX.frq
HSD64M64F8KA-10L HSD64M64F8KA-10 HSD64M64F8KA-13
512MByte 512MByte 512MByte
64M x 64 64M x 64 64M x 64
4K 4K 4K
3.3V 3.3V 3.3V
Synch Synch Synch
100MHz / CL=3 100MHz / CL=2 133MHz / CL=3
URL:www.hbe.co.kr REV. 1.0 (August, 2002)
10
HANBit Electronics Co.,Ltd.

▲Up To Search▲

Price & Availability of HSD64M64F8KA

	To Download HSD64M64F8KA Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .