 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| AL4V93/95 16K, 64K-Bit Line FIFO Applications Multimedia System Video line capture TBC(Time Base Corrector) Hard Disk cache memory Anti-skip audio data buffer Features * * * * * * * * High performance, low-power, FIFO(FirstIn First-Out) memory 2K x9 bit I/O port (AL4V93) 8K x9 bit I/O port (AL4V95) High clock speed (100MHz) Fully independent read/write access Output enable control (data skipping) 3.3V10% power supply with 5V tolerant Standard 32-pin TQFP Description The AL4V93/95 series memory products are high-performance, low-power 9-bit read/write FIFO (First-In-First-Out) memory chips. They are specially designed to buffer high speed streaming data for a wide range of data buffering applications, such as optical disk data caching, video line data buffering. Ordering Information Part number Package Power Supply AL4V93, AL4V95 32-pin plastic TQFP and PLCC +3.3V10% 24 23 22 21 20 19 18 25 26 27 28 29 30 31 32 1 2 3 4 5 6 7 8 17 16 15 14 13 12 11 10 9 AVERLOGIC AL4V9x x-xx-xx xxxx xxxx TQFP PACKAGE TOP VIEW /OE Input data bus Input Buffer (2k, 8k) x9 Memory Array Output Buffer Output data bus WCLK /WEN /WRST Write Control Logic Write Pointer Read Control Logic Read Pointer RCLK /REN /RRST Offset Regissers Timing & Logic Control AL4V9x FIFO Block Diagram The 9-bit input and output ports operate independently at a maximum speed of 100MHz. The built-in address decoder and pointer managing circuits provide a straightforward bus interface to serially read/write memory that reduces inter-chip design efforts. The AL4V9x embedded memory array and high performance process technologies with extended controller functions (read skip, fixed and programmable status flags... etc.) offer flexible memory management. The input data is synchronous with a freerunning clock (WCLK), and input-enable pins (/WEN). Data is written into the FIFO on every clock when enable pins are asserted. The output is synchronous with the other freerunning clock (RCLK) and enables (/REN). An Output Enable pin (/OE) is provided at the read port for tri-state control of the output port. The AL4V9x series are operating in 3.3V power supply with 5V signal tolerant input. These chips are available as a 32-pin TQFP Package. DISTRIBUTED BY: AVERLOGIC TECHNOLOGIES, INC. TEL: 1 408 361-0400 e-mail: sales_usa@averlogic.com URL: www.averlogic.com AVERLOGIC TECHNOLOGIES, CORP. TEL: 886 2-87523988 e-mail: sales@averlogic.com.tw URL: www.averlogic.com.tw October 30, 2004 |
Price & Availability of AL4V93
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |