View MDT90P01ST2611_4192018.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MDT90P01
1. General Description
This EPROM-Based 4-bit micro-controller uses a fully static CMOS technology process to achieve higher speed and smaller size with the low power consumption and high noise immunity. On chip memory includes 0.5K words of ROM, and 30 nibbles of static RAM. Sleep Mode for power saving oscillator start-up time : 20ms 8 bit real time clock/counter(RTCC) with 8-bit programmable prescaler On-chip RC oscillator based Watchdog Timer(WDT) Wake-up from sleep on pin change
3. Applications 2. Features
The application areas of this MDT90P01 range The followings are some of the features on the hardware and software : Fully COMS static design 4-bit data bus On chip EPROM size : 0.5 K words Internal RAM size : 30 nibbles (24 general purpose registers, 6 special registers) 24 single word instructions 11-bit instructions 2-level stacks Operating voltage : 2.5 V ~ 5.5 V Internal RC oscillator : 4MHz / 8MHz Power-on Reset from appliance motor control and high speed automotive to low power remote transmitters/receivers, small instruments, chargers, toy, automobile and PC pe-ripheral ... etc.
4. Pin Assignment
MDT90P01ST2611(SOT-26)
PB0 1 VSS 2 PB1 3
6 PB3 5 VDD 4 PB2/RTCC
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 1
2008/5 Ver. 1.0
MDT90P01
5. Order Information
Device MDT90P01ST2611 ROM (Words) 512 RAM (Nibbles) 24 I/O 4 Timer (8 Bit) 1 Package SOT-26 Remark -
6. Block Diagram
Stack Two Levels
ROM 512x11
RAM 24 x 4
9 bits 9 bits 11 bits
Program Counters
Instruction Register
Special Register
Port B Oscillator Circuit (INTRC 4M / 8Mhz) Instruction Decoder
Port PB0~PB3 4 bits
Control Circuit
D0~D3
Data 4-bit
Power on Reset Power Down Reset Working Register ALU Status Register
8-bit Timer /Counter
Prescale
WDT/OST Timer
PB2(RTCC)
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 2
2008/5 Ver. 1.0
MDT90P01
7. Pin Function Description
Pin Name PB0 I/O I/O Function Description Port B, TTL input level .Can be software programmed for internal weak pill-up and wake-up from SLEEP on pin change PB1 I/O Port B, TTL input level .Output is open drain type. Can be software programmed for wake-up from SLEEP on pin change PB2/RTCC I/O Real Time Clock/Counter, Schmitt Trigger input levels. .Output is open drain type. PB3 I/O Port B, TTL input level . Can be software programmed for internal weak pill-up and wake-up from SLEEP on pin change Vdd Vss Power supply Ground
8. Memory Map
(A) Register Map Address BANK0 01 02 03 04 05 06 07 08~1F RTCCL PCL STATUSL STATUSH IODS PORTB RTCCH General purpose registers Description
(1) RTCCL (Real Time Counter/Counter Register) : R1 RTCCH (Real Time Counter/Counter Register) : R7
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 3
2008/5 Ver. 1.0
MDT90P01
(2) PC (Program Counter) : R2 Write PC --- unchanged JUMP(CALL) --- from instruction word RTWI --- from STACK
A8~A4
A3~A0
Write PC --- from ALU JUMP( CALL) --- from instruction word RTWI --- from STACK
(3) STATUSL (Status register) : R3 Bit 0 1 2 3 Symbol TF C Z PF Function WDT Timer overflow Flag bit Carry bit Zero bit Power loss Flag bit
STATUSH(Status register) : R4 Bit 0 1 2 Symbol ---- ---- SCALL Unimplemented Unimplemented 0: JUMP (initial) 1: CALL (Change JUMP instruction to CALL instruction. This bit will be clear to zero automatically after CALL was executed) 3 PCWUF Pin change wake up from sleep Function
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 4
2008/5 Ver. 1.0
MDT90P01
(4) IODS(I/O data select) : R5 Bit 0 Symbol IODS0 Function 0: Output the PORTB0 register data to PB0(initial) Output the PORTB3 register data to PB3(initial) 1: Output the input clock of RTCC register to PB0 Output the inverted input clock of RTCC register to PB3 1 IODS1 0: Output the PORTB1 register data to PB1(initial) Output the PORTB2 register data to PB2(initial) 1: Output the input clock of RTCC register to PB1 Output the inverted input clock of RTCC register to PB2 2 3 RCOS ---- 0: RTCC PIN can also be the clock input (initial) 1: RTCC PIN can also be the RC oscillater input Unimplemented
Fosc/4 TCE
RTCC PIN
0 1 1 prescaler 0 Sync with internal clocks RTCC reg CPIOB0/1 1 TCS
D
RCOS
ENB
PB0/1
D
q
PSC
0
e
PORTB0/1 data
IODS
TTL
CPIOB3/2 1
D
ENB
PB3/2
D
q
0
e
PORTB3/2 data
IODS
TTL
(5) PORT B : R6 PB3~PB0, I/O Register
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 5
2008/5 Ver. 1.0
MDT90P01
(6) TMRL (Time Mode Register Low Nibble) (only write) Bit Symbol Prescaler Value 000 001 010 011 100 101 110 111 Prescaler assignment bit : 0 -- RTCC 1 -- Watchdog Timer Function RTCC rate 1:2 1:4 1:8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256 WDT rate 1:1 1:2 1:4 1:8 1 : 16 1 : 32 1 : 64 1 : 128
2--0
PS1--0
3
PSC
TMRH (Time Mode Register High Nibble) (only write) Bit 0 1 2 3 Symbol TCE TCS PBPHB PBWUB Function RTCC signal Edge : 0 -- Increment on low-to-high transition on RTCC pin 1 -- Increment on high-to-low transition on RTCC pin RTCC signal set : 0 -- Internal instruction cycle clock 1 -- Transition on RTCC pin PortB pull-high : 0 -- Enable 1 -- Disable PortB wake-up : 0 -- Enable 1 -- Disable
(7) CPIO B (Control Port I/O Mode Register) The CPIO register is "write-only" "0", I/O pin in output mode; "1", I/O pin in input mode. (8) Configurable options for EPROM (Set by writer) : Oscilltor Type INTRC 4Mhz INTRC 8Mhz Watchdog Timer control Watchdog timer disable all the time Watchdog timer enable all the time
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 6
2008/5 Ver. 1.0
MDT90P01
Power Edge Detect PED Disable PED Enable
Security state Security Disable Security Enable The default security state of EPROM is weak disable. Once the IC was set to enable or disable, it's forbidden to change. (B) Program Memory
Address 000-1FF 000 Program memory
Description
The starting address of power on , pin change or WDT time-out reset.
9. Reset Condition for all Registers
Register RTCCL PC STATUSL STATUSH PORT B RTCCH Address 01h 02h 03h 04h 06h 07h Power-On Reset xxxx 0000 1xx1 0000 xxxx xxxx WDT Reset uuuu 0000 #uu# 0000 uuuu uuuu
Note : uunchanged, xunknown, - unimplemented, read as "0" #value depends on the condition of the following table
Condition WDT reset (not during SLEEP) WDT reset during SLEEP Wake-up from SLEEP on pin change
STATUSH: bit 3 STATUSL: bit 3 0 0 1 1 0 0
STATUSL: bit 0 0 0 1
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 7
2008/5 Ver. 1.0
MDT90P01
10. Instruction Set :
Instruction Code 100 0000 0000 100 0000 0001 100 0000 0010 100 0000 0011 100 0000 0101 100 1010 iiii 100 0000 0rrr 111 100r rrrr 1t1 101r rrrr 100 1000 iiii 1t1 110r rrrr 1t1 111r rrrr 1t1 001r rrrr 100 0010 iiii 1t1 011r rrrr 100 0110 iiii 1t1 010r rrrr 100 0100 iiii 1t1 000r rrrr 010 0bbr rrrr 011 0bbr rrrr 010 1bb rrrr 011 1bbr rrrr 00n nnnn nnnn Note : W WT TMRL TMRH CPIO TF PF PC OSC Inclu. Exclu. AND : : : : : : : : : : : : Working register Watchdog timer Time mode register low nibble TIme mode register high nibble Control I/O port register Timer overflow flag Power loss flag Program Counter Oscillator Inclusive `' Exclusive `' Logic AND `' b t : : Bit position Target 0: Working register 1: General register General register address Carry flag Zero flag Don't care Immediate data ( 4 bits ) Immediate address Mnemonic Operands NOP CLRWT SLEEP TMODEL TMODEH RTWI CPIO R STWR R LDR R, t LDWI I ADDWR R, t DECRSZ R, t ANDWR R, t ANDWI i IORWR R, t IORWI i XORWR R, t XORWI i RRR BCR BSR R, t R, b R, b No operation Clear Watchdog timer Sleep mode Load W to TMRL register Load W to TMRH register Return,place immediate to W Control I/O port register Store W to register Load register Load immediate to W Add W and register Decrement register, skip if zero AND W and register AND W and immediate Inclu. OR W and register Inclu. OR W and immediate Exclu. OR W and register Exclu. OR W and immediate Rotate right register Bit clear Bit set Bit Test, skip if clear Bit Test, skip if set JUMP(CALL) to address Function Operating None 0WT 0WT, stop OSC WTMRL WTMRH StackPC , IW WCPIO r WR Rt IW W + Rt R 1t R Wt i WW R Wt i WW R Wt i WW R(n) R(n-1), 0R(3), R(0)x 0R(b) 1R(b) Skip if R(b)=0 Skip if R(b)=1 nPC TF, PF TF, PF None None None None None Z None C, Z None Z Z Z Z Z Z None None None None None None Status
BTSC R, b BTSS R, b JUMP n
R C Z x i n
: : : : : :
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 8
2008/5 Ver. 1.0
MDT90P01
11. Oscillator start up timer condition :
Oscillator Type INTRC Power-on reset 20ms Subsequest resets 20ms
12. Electrical Characteristics
(A) Operating Voltage & Frequency Vdd 2.5V ~ 5.5 V Frequency4 Hz & 8 MHz
(B) Input Voltage @ Vdd5.0 V, Temperature25 Port Vil PB3, PB0 PB1 PB2 Vih PB3, PB0 PB1 PB2 Min. Vss Vss Vss 2.0 V 3.6 V 3.6 V Max. 1.0 V 1.0V 1.2V Vdd Vdd Vdd
Threshold Voltage :
PB3 & PB0 Vth1.55V PB1 Vil1.1 V, Vih3.5 V (Schmitt Trigger) PB2 Vil1.4 V, Vih3.4 V (Schmitt Trigger) (C) Output Voltage @ Vdd5.0 V, Temperature25 , the typical value as followings : PB Port Ioh20.0 mA Iol20.0 mA Ioh5.0 mA Iol5.0 mA Voh3.8 V Vol0.4V Voh4.5 V Vol0.12 V
*PB1 & PB2 : Output is open drain type.
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 9
2008/5 Ver. 1.0
MDT90P01
(D) Leakage Current @ Vdd5.0 V, Temperature25 , the typical value as followings : Iil Iih 0.1A (Max.) 0.1A (Max.)
(E) Sleep Current @WDTDisable, Temperature25 , the typical value as followings : Vdd2.5 V Vdd3.0 V Vdd4.0 V Vdd5.0 V Vdd5.5V Idd1.0 A Idd1.0 A Idd1.0 A Idd1.0 A Idd1.0 A
@WDTEnable, Temperature25 , the typical value as followings : Vdd2.5 V Vdd3.0 V Vdd4.0 V Vdd5.0 V Vdd5.5 V Idd1.5 A Idd2.5 A Idd5.0 A Idd10.0 A Idd15.0 A
(F) Operating Current
Temperature25 , the typical value as followings : (i) WDTEnable & PED Enable
Voltage/Frequency 2.5 V 3.0 V 4.0 V 5.0 V 5.5 V
4M 240uA 320uA 440uA 565uA 635uA
8M 255uA 360uA 470uA 610uA 700uA
Sleep 1.5 A 2.5 A 5.0 A 10.0 A 15.0 A
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 10
2008/5 Ver. 1.0
MDT90P01
(G) The basic WDT time-out cycle time @ Vdd=5.0v ,Temperature25 , the typical value as followings : Voltage (V) 2.5 3.0 4.0 Basic WDT time-out cycle time (ms) 26.6 24.0 21.2
5.0 5.5
19.4 18.8
This specification is subject to be changed without notice. Please visit our web site for the most updated information. http://www.mdtic.com.tw
P. 11
2008/5 Ver. 1.0

▲Up To Search▲

Price & Availability of MDT90P01ST2611

	To Download MDT90P01ST2611 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .