View AD1882_4117192.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

High Definition Audio SoundMAX Codec AD1882
FEATURES Six 96 kHz DACs
Three independent stereo DAC pairs Independent 8, 11.025, 16, 22.05, 32, 44.1, 48, 88.2, and 96 kHz sample rates 16-, 20-, and 24-bit PCM resolution Selectable stereo mixer on outputs
DEDICATED AUXILIARY PINS
Stereo CD input w/GND sense Mono out pin for internal speakers or telephony Analog PCBeep input pin
ENHANCED FEATURES
Two stereo headphone amplifiers Microsoft Vista Premium logo for notebook and desktop 95 dB audio outputs, 90 dB audio inputs Internal 32-bit arithmetic for greater accuracy Impedance and presence detection on all jack pins Digital synthesis PCBeep C/LFE channel swapping Two general-purpose digital I/O (GPIO) pins Advanced power management modes EAPD control for internal speakers 48-lead, Pb-free LFCSP_VQ package
Four 96 kHz ADCs
Two independent stereo ADC pairs Simultaneous record of up to four channels Independent 8, 11.025, 16, 22.05, 32, 44.1, 48, 88.2, and 96 kHz sample rates 16-, 20-, and 24-bit resolution
S/PDIF OUTPUT
Supports 44.1, 48, 88.2, and 96 kHz sample rates 16-, 20-, and 24-bit data widths; PCM and AC3 formats Digital PCM gain control
DIGITAL BEEP DAC0
AD1882
PORT F
HP
H D A U D I O I N T E R F A C E
DAC1 DAC2
PORT D PORT G
MONO OUT
HP
PORT A
PORT C PORT E ADC0 PCBEEP PORT B ADC1 CD IN
Figure 1. AD1882 Block Diagram Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106 U.S.A. Tel:781.329.4700 www.analog.com Fax:781.461.3113 (c)2007 Analog Devices, Inc. All rights reserved.
AD1882
TABLE OF CONTENTS
General Description ................................................. 3 Additional Information ............................................. 3 Jack Configuration ................................................... 3 AD1882 Specifications .............................................. 4 Test Conditions ....................................................... 4 Performance ........................................................... 4 General Specifications ............................................... 4 HD-Audio Link Specifications .................................... 6 Power Down States .................................................. 6 Absolute Maximum Ratings ....................................... 7 ESD Sensitivity ........................................................ 7 Environmental Conditions ......................................... 7 Pin Configuration and Function Descriptions ................. 8 HD Audio Widgets ................................................ 11 AD1882 HD Audio Parameters ................................. 12 Outline Dimensions ............................................... 16 Ordering Guide ..................................................... 16
REVISION HISTORY
7/07-Rev 0: Initial version
Rev. 0 | Page 2 of 16 |
July 2007
AD1882
GENERAL DESCRIPTION
The AD1882 audio codec and SoundMAX(R) software provides superior HD audio quality that exceeds Vista Premium performance. The AD1882 has six DACs and four ADCs, two stereo headphone ports, C/LFE swapping, digital and analog PCBeep, and S/PDIF output, making the AD1882 the right choice for desktop PCs where performance is the primary consideration. The jack retasking feature on this product supports various configurations including platforms for 5.1 on 5 or 3 jacks, and front panel jack retasking. The AD1882 is available in a 48-lead Pb-free frame chip scale package in both reels and trays. See Ordering Guide on Page 16. Table 2. Typical Desktop Configuration with 5.1 on 3 Jacks
Port Port A Port B Port C Port D Port E Function Front Panel Headphone Front Panel Microphone Rear Panel Line-In/Surround Rear Panel Line-Out/Headphone Rear Panel Microphone / C/LFE
Table 3. Typical Notebook Configuration
Port Port A Port B Port C Port D Port E Function Headphone Microphone Internal Microphone Internal Stereo Speakers Docking Station Line/Microphone In
ADDITIONAL INFORMATION
This data sheet provides a general overview of the AD1882 SoundMAX codec's architecture and functionality. Additional information on the AD1882 is available in the AD1882 Programmers Reference Manual. Please contact your local ADI sales representative for more information. For information on SoundMAX codecs and software see Analog Devices website at http://www.analog.com/soundMAX.
JACK CONFIGURATION
The guidelines shown in Table 1 through Table 3 should be used when selecting ports for particular functions.. Table 1. Typical Desktop Configuration with Discreet Jacks
Port Port A Port B Port C Port D Port E Port F Port G Function Front Panel Headphone Front Panel Microphone Rear Panel Line-In Rear Panel Line-Out/Headphone Rear Panel Microphone Rear Panel Surround Rear Panel C/LFE
Rev. 0 | Page 3 of 16 |
July 2007
AD1882
AD1882 SPECIFICATIONS
TEST CONDITIONS
Parameter Temperature Digital Supply Analog Supply MIC_BIAS_IN (via Low-Pass Filter) Sample Rate fS Input Signal (Frequency Sine Wave) Amplitude for THD + N Analog Output Pass Band DAC ADC Test Condition 25C 3.3 V 3.3 V 5.0 V 48 kHz 1008 Hz -3.0 dB Full Scale 20 Hz to 20 kHz 10 k Output Load: Line Out Tests 32 Output Load: Headphone Tests 0 dB Gain
PERFORMANCE
Parameter Line Out Drive (10 k Loads--DAC to Pin) Total Harmonic Distortion (THD + N) Dynamic Range (-60 dB in Ref to fS A-Weighted) Signal-to-Noise Ratio Headphone Drive (32 Loads--DAC to Pin) Total Harmonic Distortion (THD + N) Dynamic Range (-60 dB in Ref to fS A-Weighted) Signal-to-Noise Ratio Input Ports (Pin to ADC, Mic Boost = 0 dB) Total Harmonic Distortion (THD + N) Dynamic Range (-60 dB in Ref to fS A-Weighted) Signal-to-Noise Ratio Min Typ -85 95 95 -83 95 95 -81 90 90 Max Unit dB dB dB dB dB dB dB dB dB
GENERAL SPECIFICATIONS
Table 4. AD1882 General Specifications
Parameter DIGITAL DECIMATION AND INTERPOLATION FILTERS1 Pass Band - fS (kHz) = 8 ~ 96 Pass-Band Ripple- fS (kHz) = 8 ~ 96 Stop Band - fS (kHz) = 8 ~ 96 Stop-Band Rejection - fS (kHz) = 8 ~ 96 Group Delay - fS (kHz) = 8 ~ 96 Group Delay Variation Over Pass Band ANALOG TO DIGITAL CONVERTERS Resolution Gain Error (Full-Scale Span Relative to Nominal Input Voltage)2 Interchannel Gain Mismatch (Difference of Gain Errors) ADC Offset Error1 ADC Crosstalk1 Line Inputs (Input L, Ground R, Read R; Input R, Ground L, Read L) Line_In to Other Min 0 0.6 fS +20 0 24 10 0.5 5 -85 -100 -100 Typ Max 0.4 fS 0.005 Unit Hz dB Hz dB 1/fS s Bits % dB mV dB dB
-80
Rev. 0 | Page 4 of 16 |
July 2007
AD1882
Table 4. AD1882 General Specifications (Continued)
Parameter DIGITAL TO ANALOG CONVERTERS Resolution Gain Error (Full Scale Span Relative to Nominal Input Voltage)1 Interchannel Gain Mismatch (Difference of Gain Errors) Total Audible Out-of-Band Energy (Measured from 0.6 x fS to 100 kHz)1 DAC Crosstalk (Input L, Zero R, Read R_OUT; Input R, Zero L, Read L_OUT)1 DAC VOLUMES Step size (DAC-0, DAC-1, DAC-2) Output Gain/Attenuation Range Mute Attenuation of 0 dB Fundamental1 ADC VOLUMES Step size (ADCSEL-0, ADCSEL-1) PGA Gain/Attenuation Range Mute Attenuation of 0 dB Fundamental1 ANALOG MIXER Signal-to-Noise Ratio (SNR) Input to Output CD to Port D Output Port B, C, or E to Port D Output Port A to Port D Output Port D to Port A Output Step Size: All Mixer Inputs Input Gain/Attenuation Range: All Mixer Inputs ANALOG LINE LEVEL OUTPUTS Full-Scale Output Voltage Ports C, E, F, and G Mono Out Output Impedance1 External Load Impedance1 Output Capacitance1 External Load Capacitance ANALOG HP DRIVE OUTPUTS Full-Scale Output Voltage Ports A and D Output Impedance1 External Load Impedance1 Output Capacitance1 External Load Capacitance1 ANALOG INPUTS CD, Port D (When Used as Input) Microphone Boost Amplifier, Ports B, C, or E Boost = 0 dB (When Used as Inputs) Boost = 10 dB Boost = 20 dB Boost = 30 dB Input Impedance1 Input Capacitance1 Min Typ 24 10 0.5 -85 -95 1.5 -58.5 -80 1.5 -58.5 -80 95 95 95 95 95 1.5 -34.5 1.0 2.83 10 15 1000 1.0 2.83 0.5 32 15 1000 1 2.83 1 2.83 0.316 0.894 0.1 0.283 0.032 0.089 20 5 1.0 300 +12.0 +22.5 0 Max Unit Bits % dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB dB V rms3 V p-p k pF pF V rms3 V p-p pF pF V rms3 V p-p V rms3 V p-p V rms3 V p-p V rms3 V p-p V rms3 V p-p k pF
7.5
Rev. 0 | Page 5 of 16 |
July 2007
AD1882
Table 4. AD1882 General Specifications (Continued)
Parameter Digital GPIO Pins: GPIO_0, GPIO_1/EAPD Input Signal High (VIH) Input Signal Low (VIL) Input Leakage Current (Signal High, (IIH) Input Leakage Current (Signal Low, (IIL) IOUT = -500 A Output Signal High (VOH) Output Signal Low (VOL) IOUT = +1500 A S/PDIF_OUT Output Signal High (VOH) IOUT = -500 A IOUT = +1500 A Output Signal Low (VOL) POWER SUPPLY Analog (AVDD) 3.3 V 5% Power Supply Range Power Dissipation Supply Current Digital (DVDD) 3.3 V 10% Power Supply Range Power Dissipation Supply Current Digital I/O (DVIO) 3.3 V 10% Power Supply Range Power Dissipation Supply Current Power Supply Rejection (100 mV p-p Signal @ 1 kHz)1
1 2
Min DVIO x 0.60 0
Typ
Max
Unit
150 50 DVIO x 0.72 0 DVIO x 0.72 0
DVIO V DVIO x 0.24 V nA A DVIO V DVIO x 0.10 V DVIO V DVIO x 0.10 V
3.13
3.30 119 36 3.30 198 60 3.30 3.96 1.20 80
3.46
V mW mA V mW mA V mW mA dB
2.97
3.63
2.97
3.63
Guaranteed but not tested. Measurements reflect main ADC. 3 RMS values assume sine wave input.
HD-AUDIO LINK SPECIFICATIONS
HD-Audio signals comply with the High Definition Audio specifications. Please refer to these specifications at: http://www.intel.com/standards/hdaudio/
POWER DOWN STATES
Table 5. Power Down States
Parameter Function node in D0, all nodes active Function node in D31 Codec in RESET Individual block power savings DAC pair powered down saves (each) ADC pair powered down saves (each) Mixer power control (and associated amps) saves MIC_BIAS powered down saves2
1
IDVDD Typ 60 23 3 6 5 0 0
IAVDD Typ 36 1.2 3 6 4.4 3 1.0
Unit mA mA mA mA mA mA mA
Function node D3 state powers down all nodes except for the VREF, Mixer and MIC_BIAS nodes which have independent power controls. VREF should be kept active when background functions such as jack presence detection or analog pass-through are required. Mixer should be kept active when analog pass-through is required. MIC_BIAS can be disabled if microphones are not in use in the power-down state. 2 Powering down the MIC_BIAS powers down all port MIC_BIAS pins. This disables all microphone bias circuits set to 100% or 50%, setting them to the Hi-Z state. The 0 and Hi-Z states remain unaffected by the MIC_BIAS power state.
Rev. 0 | Page 6 of 16 |
July 2007
AD1882
ABSOLUTE MAXIMUM RATINGS
Stresses greater than those listed in Table 6 may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Table 6. Absolute Maximum Ratings
Power Supplies Digital (DVDD) Digital I/O (DVIO) Analog (AVDD) Input Current (Except Supply Pins) Analog Input Voltage (Signal Pins) Digital Input Voltage (Signal Pins) Ambient Temperature (Operating) Storage Temperature Min -0.30 -0.30 -0.30 -0.30 -0.30 0 -65 Max +3.65 +3.65 +3.65 10.0 AVDD + 0.3 DVIO + 0.3 +70 +150 Units V V V mA V V C C
ENVIRONMENTAL CONDITIONS
Ambient Temperature Rating TAMB = TCASE - (PD x CA) TCASE = Case Temperature in C PD = Power Dissipation in W CA = Thermal Resistance (Case-to-Ambient) JA = Thermal Resistance (Junction-to-Ambient) JC = Thermal Resistance (Junction-to-Case) All measurements per EIA-JESD51 with 2S2P test board per EIA-JESD51-7. Table 7. Thermal Resistance
Package LFCSP_VQ JA 47 JC 15 CA 32 Unit C/W
ESD SENSITIVITY
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Rev. 0 | Page 7 of 16 |
July 2007
AD1882
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
RESERVED (NC) RESERVED (NC) RESERVED (NC)
GPIO_1/EAPD
MONO_OUT
SPDIF_OUT
PORT-G_R
PORT-A_R
PORT-G_L
PORT-A_L
48 DVCORE GPIO_0 DVI/O DVSS SDATA_OUT BIT_CLK DVSS SDATA_IN DVDD SYNC RESET PCBEEP 1 2 3 4 5 6
47
46
45
44
43
42
41
40
39
38
AVDD
AVSS
37 36 35 34 33 32 31 PORT-D_R PORT-D_L SENSE_B/SRC_A MIC_BIAS_IN RESERVED (NC) MIC_BIAS-E RESERVED (NC) MIC_BIAS-C MIC_BIAS-B VREF_FLT AVSS AVDD
AD1882JCPZ
TOP VIEW
7 (Not To Scale) 8 9 10 11 12 13
SENSE_A/SRC_B
30 29 28 27 26 25
14
PORT-E_L
15
PORT-E_R
16
PORT-F_L
17
PORT-F_R
18
CD_L
19
CD_GND
20
CD_R
21
PORT-B_L
22
PORT-B_R
23
PORT-C_L
24
PORT-C_R
Figure 2. AD1882 48-Lead Package and Pinout
Rev. 0 | Page 8 of 16 |
July 2007
AD1882
Table 8. AD1882 Pin Descriptions
Mnemonic DIGITAL INTERFACE SDATA_OUT BIT_CLK SDATA_IN SYNC RESET DIGITAL I/O GPIO_0 GPIO_1/EAPD S/PDIF_OUT JACK SENSE AND EAPD SENSE_A/SRC_B SENSE_B/SRC_A ANALOG I/O PCBEEP PORT-E_L PORT-E_R PORT-F_L PORT-F_R CD_L CD_GND CD_R PORT-B_L PORT-B_R PORT-C_L PORT-C_R PORT-D_L PORT-D_R PORT-A_L MONO_OUT PORT-A_R PORT-G_L PORT-G_R FILTER/REFERENCE MIC_BIAS-B MIC_BIAS-C MIC_BIAS-E DVCORE Pin No. 5 6 8 10 11 2 47 48 13 34 12 14 15 16 17 18 19 20 21 22 23 24 35 36 39 40 41 43 44 28 29 31 1 Function I I I/O I I I/O I/O O I/O I/O LI LI, MIC, LO, SWAP LI, MIC, LO, SWAP I/O I/O LI LI LI LI, MIC, HP, LO LI, MIC, HP, LO LI, MIC, LO LI, MIC, LO LI, HP, LO LI, HP, LO LI, MIC, HP, LO LO LI, MIC, HP, LO LO, SWAP LO, SWAP O O O O Description Link Serial Data Output. AD1882 input stream. Clocked on both edges of the BIT_CLK. Link Bit Clock. 24.000 MHz serial data clock. Link Serial Data Input. AD1882 output stream Clocked only on one edge of BIT_CLK. Link Frame Sync. Link Reset. AD1882 master hardware reset General Purpose Input/Output Pin. Digital signal used to control external circuitry. General Purpose Input/Output Pin/EAPD Pin. Digital signal used to control external circuitry. Defaults to Hi-Z. When used as EAPD: Hi-Z = amp-on, DVSS = amp off. S/PDIF_OUT. Supports S/PDIF output. JACK SENSE A-D Input/Sense B Drive. JACK SENSE E-H Input/Sense A Drive. Monaural Input from System for Analog PCBeep. Auxiliary Input/Output Left Channel. Auxiliary Input/Output Right Channel. Auxiliary Input/Output Left Channel. Auxiliary Input/Output Right Channel. CD Audio Left Channel. CD-Audio-Analog-Ground-Reference (for Differential CD Input). Must be connected to AGND via 0.1 mF capacitor if not in use as CD_GND. CD Audio Right Channel. Front Panel Stereo MIC/Line-In. Front Panel Stereo MIC/Line-In. Rear Panel Stereo MIC/Line-In. Rear Panel Stereo MIC/Line-In. Rear Panel Headphone/Line-Out. Rear Panel Headphone/Line-Out. Front Panel Headphone/Line-Out. Monaural Output to Internal Speaker or Telephony Subsystem Speakerphone. Front Panel Headphone/Line-Out. Rear Panel C/LFE Output. Rear Panel C/LFE Output.
Switchable Microphone Bias. For use with Port B (Pins 21, 22). Switchable Microphone Bias. For use with Port C (Pins 23, 24). Switchable Microphone Bias. For use with Port E (Pins 14, 15). CAUTION: DO NOT APPLY 3.3 V TO THIS PIN! Filter connection for internal core voltage regulator. This pin must be connected to filter caps: 10 F, 1.0 F, and 0.1 F connected in parallel between Pin 1 and DVSS (Pin 4). VREF_FLT 27 O Voltage Reference Filter. This pin must be connected to filter caps: 1.0 F and 0.1F connected in parallel between Pin 27 and AVSS (Pins 26, 42). The symbols used in this table are defined as: I = Input, O = Output, LI = Line level input, LO = Line level output, HP = Output capable of driving headphone load, MIC = Input supports microphones with MIC bias and boost amplifier, SWAP = Outputs can swap L/R channels (typically used to support C/LFE or shared C/LFE function).
Rev. 0 | Page 9 of 16 |
July 2007
AD1882
Table 8. AD1882 Pin Descriptions (Continued)
Mnemonic POWER AND GROUND DVI/O (3.3V) DVSS DVDD (3.3 V) Pin No. 3 4, 7 9 Function I I I Description
Connect to the I/O Voltage Used for the HD-Audio Controller Signals. Digital Supply Return (Ground). Digital Supply Voltage 3.3 V. This is regulated down to DVCORE on Pin 1 to supply the internal digital core internal to the AD1882. 25, 38 I CAUTION: DO NOT APPLY 5.0 V TO THESE PINS! AVDD (3.3 V) Analog supply voltage 3.3 V ONLY. Note: AVDD supplies should be well regulated and filtered as supply noise degrades audio performance. MIC_BIAS_IN 33 I Source Power for Microphone Bias Boost Circuitry. AVSS 26, 42 I Analog Supply Return (Ground). AVSS should be connected to DVSS using a conductive trace under, or close to, the AD1882. The symbols used in this table are defined as: I = Input, O = Output, LI = Line level input, LO = Line level output, HP = Output capable of driving headphone load, MIC = Input supports microphones with MIC bias and boost amplifier, SWAP = Outputs can swap L/R channels (typically used to support C/LFE or shared C/LFE function).
Rev. 0 | Page 10 of 16 |
July 2007
AD1882
HD AUDIO WIDGETS
In the following table, node IDs that are not shown are reserved for future use. Table 9. HD Audio Widgets
Node ID 00 01 02 03 04 05 08 09 0B 0C 0D 10 11 12 13 14 15 16 17 18 19 1A 1B 1D 1E 20 21 22 23 24 26 27 29 2A 2C 2D 2F 37 39 3A 3C Name ROOT FUNCTION S/PDIF DAC DAC_0 DAC_1 DAC_2 ADC_0 ADC_1 S/PDIF Mix Selector ADC Selector 0 ADC Selector 1 Digital Beep Port A (Headphone) Port D (Front L/R) Mono Out Port B (Front Mic) Port C (Line In) Port F (Surr Back) Port E (Rear Mic) CD In Mixer Power Down Analog PCBeep S/PDIF Out S/PDIF Mixer Mono Out Mixer Analog Mixer Mixer Output Atten Port A Mixer VREF Power Down Port G (C/LFE) Port E Mixer Port G Mixer Port D Mixer Port F Mixer Port C Mixer Stereo Mix Down BIAS Power Down Port A Out Selector Port B Boost Port C Boost Port E Boost Type ID x x 0 0 0 0 1 1 3 3 3 7 4 4 4 4 4 4 4 4 5 4 4 2 2 2 3 2 F 4 2 2 2 2 2 2 F 3 3 3 3 Type Root Function Audio Output Audio Output Audio Output Audio Output Audio Input Audio Input Audio Selector Audio Selector Audio Selector Beep Generator Pin Complex Pin Complex Pin Complex Pin Complex Pin Complex Pin Complex Pin Complex Pin Complex Power Widget Pin Complex Pin Complex Audio Mixer Audio Mixer Audio Mixer Audio Selector Audio Mixer Vendor Defined Pin Complex Audio Mixer Audio Mixer Audio Mixer Audio Mixer Audio Mixer Audio Mixer Vendor Defined Audio Selector Audio Selector Audio Selector Audio Selector Description Device Identification Designates this Device as an Audio Codec S/PDIF Digital Stream Output Interface Headphone/Surround Side (7.1) Channel Digital/Audio Converters Stereo Front Channel Digital/Audio Converters Stereo C/LFE Channel Digital/Audio Converters Stereo Record Channel 1 Audio/Digital Converters Stereo Record Channel 2 Audio/Digital Converters Selects which ADC Drives the S/PDIF Mixer Selects and Amplifies/Attenuates the Input to ADC_0 Selects and Amplifies/Attenuates the Input to ADC_1 Internal Digital PCBeep Signal Front Panel Headphone/Microphone Jack Rear Panel Front/Headphone Jack Monorail Output Pin (Internal Speakers or Telephony System) Front Panel Microphone/Headphone Jack Rear Panel Line-In Jack Rear Panel Surround-Rear (5.1) Jack Rear Panel Mic Jack Analog CD Input Powers Down the Analog Mixer and Associated Amps External Analog PCBeep Signal Input S/PDIF Output Pin Mixes the Selected ADC with the Digital Stream to Drive S/PDIF Out Selects Which Source Drives the Mono Out Signal Mixes Individually Gainable Analog Inputs Attenuates the Mixer Output to Drive the Port Mixers Mixes the Port A Selected DAC and Mixer Output Amps to Drive Port A Powers Down the Internal and External VREF Circuitry Rear Panel C/LFE Jack Mixes DAC_1 and Mixer Output Amps to Drive Port E Mixes DAC_1 and Mixer Output Amps to Drive Port G Mixes DAC_0 and Mixer Output Amps to Drive Port D Mixes DAC_2 and Mixer Output Amps to Drive Port F Mixes the Port C Selected DAC and Mixer Output Amps to Drive Port C Mixes the Stereo L/R Channels to Drive Mono Output Powers Down the Internal MIC_BIAS_FILT and all MIC_BIAS Pins Selects the Port A DAC (0, 1) Microphone Boost Amp for Port B Microphone Boost Amp for Port C Microphone Boost Amp for Port E
Rev. 0 | Page 11 of 16 |
July 2007
AD1882
AD1882 HD AUDIO PARAMETERS
The SSID value is set on codec power-up only. SSID is not reset by link or soft reset in order to preserve modifications by BIOS control. Table 10. Root and Function Node Parameters
Vendor ID 00 11D41882 Revision ID 021 03 00100100 Sub Node Count 04 00010001 0002003B Func. Group Audio F.G. Type Caps 05 08 00000001 00010C0C GPIO Caps 11 40000002
Node ID 00 01
1
Name ROOT FUNCTION
01
Subject to change with silicon stepping.
Table 11. SubSystem ID 1
SubSystem ID Node ID Name 01 FUNCTION
1
Value BFD20000
31:16 SSID BFD2
15:8 SKU 00
7:0 Asm ID 00
The default SSID is over-written by platform BIOS after power on. It is preserved across HD Audio link reset and verb reset.
Rev. 0 | Page 12 of 16 |
July 2007
AD1882
Table 12. Widget Parameters
Widget Capabilities 09 00000480 0003031D 00000405 00000405 00000405 00100501 00100501 00300301 0030010D 0030010D 0070000C 0040018D 0040058D 0040050C 00400081 0040018D 0040018D 0040098D 00400001 00500500 00400000 00400301 00200303 00200103 00F00100 0020010B 0030010D 00200103 00F00100 0040098D 00200103 00200103 00200103 00200103 00200103 00200100 00F00100 00300101 0030010D 0030010D 0030010D Stream Formats 0B 00000001 00000005 00000001 00000001 00000001 00000001 00000001 Pin Input Amp ConnList Capabilities Capabilities Length 0C 0D 0E 80000000 00000001 00000000 00000000 00000000 00000001 00000001 00000002 00000008 00000008 00000000 0000373F 00000001 0001003F 00000001 00010010 00000001 00003727 00000000 00003737 00000001 00000017 00000001 00003737 00000001 00000020 00000000 00000002 00000020 00000000 00000010 00000001 80000000 00000002 80000000 00000002 00000010 00000001 80051F17 00000008 00000001 80000000 00000002 00000008 00000017 00000001 80000000 00000002 80000000 00000002 80000000 00000002 80000000 00000002 80000000 00000002 00000001 00000003 00000002 00000001 00000001 00000001 Power States 0F 00000009 00000009 00000009 00000009 00000009 00000009 Output Processing Amp Caps Capabilities 10 12 00052727 80052727 00052727 00052727 00052727 Volume Knob Capabilities 13
Node ID 01 02 03 04 05 08 09 0B 0C 0D 10 11 12 13 14 15 16 17 18 19 1A 1B 1D 1E 1F 20 21 22 23 24 26 27 29 2A 2C 2D 2F 37 39 3A 3C
PCM Size, Rate 0A 000E01FF 000E01E0 000E01FF 000E01FF 000E01FF 000E01FF 000E01FF
00000009 00000009
80053627 80053627 800B0F0F 80000000 80000000 80051F1F 80000000 80000000 80000000
00000009
80051F1F
80000000
00270300 00270300 00270300
Rev. 0 | Page 13 of 16 |
July 2007
AD1882
Table 13. Connection List
Node ID Connections 02 03 04 05 08 09 0B 0C 0D 10 11 12 13 14 15 16 17 18 19 1A 1B 1D 1E 1F 20 21 22 23 24 26 27 29 2A 2C 2D 2F 37 39 3A 3C [0-3] 0000001D [4-7] 0 NID 1D 1 I NID 2 I NID 3 I NID 4 I NID 5 I NID 6 I NID 7 I NID
0000000C 0000000D 00000908 18BC3911 18BC3911 00000022 00000029 0000002D 0000002C 0000002A 00000026 00002120 00000002 00000B01 00002104 00000002 12113A39 00000020 00002137 A2209811 00000027 00002105 00002105 00002104 00002106 00002131 0000001E 00171514 00000403 00000014 00000015 00000017
20123B3B 20123B3B
0C 0D 08 11 11 22 29 2D 2C 2A 26 20 02 01 04 02 39 20 37 11 27 05 05 04 03 03 1E 14 03 14 15 17
09 39 39
1 1
3C 3C
18 18
3B 3B
3B 3B
12 12
20 20
21
0B 21 3A 21 18 21 21 21 21 21 15 04 17 11 12 3C 3B 18 1A
1A183B3C
BC30AE24
1
20
1
22
24
1
2E
30
1
3C
Rev. 0 | Page 14 of 16 |
July 2007
AD1882
In Table 14, default configuration values are set on codec power-up only. Default configuration values are not reset by link or soft reset to preserve modifications by BIOS control. Table 14. Default Configuration Bytes
31:30 29:28 Location Name Port A (Headphone) Port D (Front L/R) Mono Out Port B (Front Mic) Port C (Line In) Port F (Surr Back) Port E (Rear Mic) CD IN Analog PCBeep S/PDIF Out Port G (C/LFE) Value 0221401F 01014010 901701F0 02A190F0 01813021 01011012 01A19020 9933012E 90F701F0 014511F0 01016011 Connectivity Jack Jack Fixed Jack Jack Jack Jack Fixed Fixed Jack Jack Chasis External External Internal External External External External Internal Internal External External Position Front Rear N/A Front Rear Rear Rear Special 3 N/A Rear Rear Def. Device HP Out Line Out Speaker Mic In Line In Line Out Mic In CD Other SPDIF Out Line Out Conn Type Color 1/8" Jack Green 1/8" Jack Green Other Analog Unknown 1/8" Jack Pink 1/8" Jack Blue 1/8" Jack Black 1/8" Jack Pink ATAPI Unknown Other Analog Unknown Optical Black 1/8" Jack Orange 27:24 23:20 19:16 15:12 8 Misc. JD Over Ride 0 0 1 0 0 0 0 1 1 1 0 Def Assn 1 1 F F 2 1 2 2 F F 1 Sequence F 0 0 0 1 2 0 E 0 0 1 7:4 3:0
Rev. 0 | Page 15 of 16 |
July 2007
AD1882
OUTLINE DIMENSIONS
Dimensions are shown in millimeters.
7.00 BSC SQ
0.60 MAX 0.60 MAX
37 36
0.30 0.23 0.18
48 1
PIN 1 INDICATOR
PIN 1 INDICATOR
TOP VIEW
6.75 BSC SQ
EXPOSED PAD
(BOTTOM VIEW)
5.25 5.10 SQ 4.95
0.50 0.40 0.30
25 24
12 13
0.25 MIN 5.50 REF
1.00 0.85 0.80
12 MAX
0.80 MAX 0.65 TYP 0.05 MAX 0.02 NOM 0.50 BSC
SEATING PLANE
0.20 REF
COPLANARITY 0.08
COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2
Figure 3. 48-Lead, Lead Frame Chip Scale Package [LFCSP_VQ] 7 mm x 7 mm Body, Very Thin Quad (CP-48-1) Dimensions shown in millimeters
ORDERING GUIDE
Model AD1882JCPZ1 AD1882JCPZ-RL1
1
Temperature Range 0C to 70C 0C to 70C
Package Description 48-Lead LFCSP_VQ 48-Lead LFCSP_VQ
Package Option CP-48-1 CP-48-1
Z = RoHS Compliant Part.
(c)2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06826-0-7/07(0)
Rev. 0 | Page 16 of 16 |
July 2007

▲Up To Search▲

Price & Availability of AD1882

	To Download AD1882 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .