 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Star Connection/Delta Connection SI-7600/SI-7600D 3-Phase Stepper Motor Driver ICs sAbsolute Maximum Ratings Parameter Load supply voltage Logic supply voltage Input voltage Reference input voltage Sense voltage Package power dissipation Junction temperature Operating temperature Storage temperature Symbol VBB VCC VIN VREF Vsense PD Tj Top Tstg Ratings 50 7 -0.3 to VCC -0.3 to VCC 1.5 1 -20 to +85 +125 -55 to +125 Units V V V V V W C C C sRecommended Operating Voltage Ranges Parameter Load supply voltage Logic supply voltage Reference input voltage Symbol VBB VCC VREF Ratings 15 to 45 3 to 5.5 0.2 to Vcc-2 (Ta=25C) Units V V V sElectrical Characteristics Parameter Load supply voltage Logic supply voltage Symbol VBB VCC VOL1 VOL2 VOH1 VOH2 IBB ICC VIH VIL IIH IIL F VSlow VMix VFast IPFD VREF IREF VS1 VS2 IRC Toff -20 200 100 1.7 0.7 50 0 10 VREFx0.2 VREFx0.17 220 1.1xRtxCt VCC-2 Ratings min 15 3.0 8 0 VBB-15 VBB-1 typ max 45 5.5 15 1 VBB-8 VBB 25 10 1.25 20 Units V V V V V V mA mA V V A A kHz VCC 1.3 0.3 V V V A V A V V A Sec. Conditions Output voltage Load supply current Logic supply current Logic input voltage Logic input current Maximum clock frequency VCC=5.5V VCC=5.5V 3.75 VIN=VCCx0.75 VIN=VCCx0.25 Edge=0V Edge=VCC PFD input voltage PFD input current Reference input voltage Reference input current Sense voltage RC source current Off time VREF=0~Vcc-2V Mode=VCC, VREF=0~VCC-2V Mode=0V, AVREF=0~VCC-2V 98 SI-7600/SI-7600D 3-Phase Stepper Motor Driver ICs (Star Connection/Delta Connection) SI-7600/SI-7600D sInternal Block Diagram/Diagram of Standard External Circuit + C7 C1 C3 Vcc VBB C4 C2 + Clock CW/CCW Control signal OHA OHB OHC Control Logic PriBuffer OLA OLB OLC U V W Reset F/H Ena Edge R5 Mode Vcc R1 REF 1/5 Buffer Current Control Sense MOS Array Rs PFD RC GND ex. SLA5017 at 4A max SLA5059 at 4A max SLA5060 at 6A max Io SLA5061 at 10A max (Sanken) R5:10k C5 R2 Vcc R3 C6 R4 Ct Rt Reference constants Rs:0.1 to 1 (1 to 5W) Rt:15k to 75k Ct:420p to 1100pF C1:10 F/10V C2:100 F/63V C3 to C6:0.01 to 1 F C7:1000pF R1+R210k (VREF:0.2 to VCC2-2V) R3+R410k (VPFD:0 to VCC2) sTerminal Connection The package shapes of SI-7600 and SI-7600D are different, however the terminal connection is the same. PFD S Vcc Reset CW/CCW EDGE CK F/H Ena Mode RC VBB OHA OHB OHA OLA OLB OLC GND REF Pin No. Pin1 Pin2 Pin3 Pin4 Pin5 Pin6 Pin7 Name PFD Sense Vcc Reset CW/CCW Edge Clock Pin No. Pin8 Pin9 Pin10 Pin11 Pin12 Pin13 Pin14 Name Full/Half Enable Mode REF GND OLC OLB Pin No. Pin15 Pin16 Pin17 Pin18 Pin19 Pin20 Name OLA OHC OHB OHA VBB RC sExternal Dimensions (Unless specified otherwise, all values are typical) SI-7600 12.6 20 20 11 (Units: mm) SI-7600D 24.50 11 1 10 5.5 1 0.89 1.30 10 2.2 max 1.27 max 7.8 6.30 7.62 0.8 max 1.27 0.4 0.7 2.54 min 5.08 max 0.51 min 2.54 0.48 0 to 15 0.25 SI-7600/SI-7600D 99 3-Phase Stepper Motor Driver ICs (Star Connection/Delta Connection) SI-7600/SI-7600D Application Notes 1. Outline The SI-7600/SI-7600D is a control IC used with a power MOS FET array to drive a 3-phase stepper motor. Select the outputstage MOS FET according to the rated current of the motor. The full step is 2-phase excitation when this IC is in a star connection but 3-phase excitation when it is in a delta connection. counter is reset. Output remains disabled as long as the Reset terminal level is high. 4. Determining the control current The control current Io can be calculated as follows: When the Mode terminal level is low IOVREF/(5xRS) When the Mode terminal level is high IOVREF/(5xRS) 3-phase excitation IOVREF/(5.88xRS) 2-phase excitation The reference voltage can be set within the range of 0.2V to Vcc -2V. (When the voltage is less than 0.2V, the accuracy of the reference voltage divider ratio deteriorates.) 2. Features q Suitable for both star connection drive and delta connection drive q Maximum load supply voltage VBB=45V q Control logic supply voltage Vcc=3 to 5.5V q Supports star connection (2/2-3phase excitation) and delta connection (3/2-3phase excitation) q Step switching timing by clock signal input q Forward/reverse, hold, and motor-free control q Step switching at the positive edge or positive/negative edge of the clock signal q Control current automatic switching function for 2-3phase excitation (effective for star connection) (Current control: 86% for 2-phase excitation, 100% for 3-phase excitation) q Self-excitation constant-current chopping by external C/R q Slow Decay, Mixed Decay, or Fast Decay selectable q Two package lineup: SOP (surface mounting) and DIP (lead insertion) SOP...SI-7600, DIP ...SI-7600D q Maximum output current depends on the ratings of the MOS FET array used 5. About the Current Control System (Setting the Constant Ct/Rt) The SI-7600 uses a current control system of the self-excitation type with a fixed chopping OFF time. The chopping OFF time is determined by the constant Ct/Rt. The constant Ct/Rt is calculated by the formula TOFF1.1xCtxRt...... (1) The recommended range of constant Ct/Rt is as follows: Ct: 420 to 1100pF Rt: 15 to 75k (Slow Decay or Mixed Decay 560pF/47k, Fast Decay 470pF/20k) Usually, set TOFF to a value where the chopping frequency becomes about 30 to 40kHz. The mode can be set to Slow Decay, Fast Decay, or Mixed Decay depending on the PFD terminal input potential. 3. Input Logic Truth Table Input terminal CW/CCW Full/Half Enable Mode (Note 1) Edge (Note 2) Reset (Note 3) Enable Internal logic reset output disable Positive Low level CW Disable Always 100% High level CCW Enable 2-phase excitation: 85% 3-phase excitation: 100% Positive/negative PFD applied voltage and decay mode PFD applied voltage 0 to 0.3V 0.7V to 1.3V 1.7V to Vcc Decay mode Fast Decay Mixed Decay Slow Decay 2-3phase excitation 2-phase excitation In Mixed Decay mode, the Fast/Slow time ratio can be set using the voltage applied to the PFD terminal. The calculated values are summarized below. In this mode, the point of switching from Fast Decay to Slow Decay is determined by the RC terminal voltage that determines the chopping OFF time and by the PFD input voltage VPFD. Formula (1) is used to determine the chopping OFF time. The Fast Decay time is then determined by the RC discharge time from the RC voltage (about 1.5V) to the PFD input voltage (VPFD) when chopping is turned from ON to OFF. The Fast Decay time is VPFD ...... (2) tOFFf -RTxCTxln ( ) 1.5 The Slow Decay time (tOFFs) is calculated by subtracting the value of (2) from that of (1). tOFFSTOFF-tOFFf ......(3) Select CW/CCW, Full/Half, or Edge when the clock level is low. Note 1: The control current is always 85% for the full step (2phase excitation) when the Mode terminal level is high. The value of 100% control current is calculated at the VREF/(5xRs) terminal because a 1/5 buffer is built into the reference section. Note 2: When the Edge terminal level is set high, the internal counter increments both at the rising and falling edges. Therefore, the duty ratio of the input clock should be set at 50%. Note 3: When the Reset terminal level is set high, the internal 100 SI-7600/SI-7600D 3-Phase Stepper Motor Driver ICs (Star Connection/Delta Connection) SI-7600/SI-7600D Relationship between RC terminal voltage and output current Ton ITrip IOUT 1.5V VPFD VRC 0.5V Fast Decay Slow Decay Toff q Power loss of Nch MOS FETs The power loss of Nch MOS FETs is caused by the ON resistance or by the chopping-OFF regenerative current flowing through the body diodes. (This loss is not related to the current control method, Slow, Mixed, or Fast Decay.) The losses are ON resistance loss N1: N1=IM2xRDS(ON) Body diode loss N2: N2=IMxVSD With these parameters, the loss PN per MOS FET is calculated depending on the actual excitation method as follows: a) 2-phase excitation (T=TON+TOFF) PN=(N1+N2xTOFF/T)x (1/3) b) 2-3 phase excitation (T=TON+TOFF) PN=(N1+N2xTOFF/T)x(1/4)+(0.5N1+N2xTOFF/T)x(1/12) qDetermining power loss and heatsink when SLA5017 is used If the SLA5017 is used in an output section, the power losses of a Pch MOS FET and an Nch MOS FET should be multiplied by three and added to determine the total loss P of SLA5017. In other words, P=3xPP+3xPN The allowable losses of SLA5017 are Without heatsink: 5W j-a=25C/W Infinite heatsink: 35W j-c=3.57C/W Select a heatsink by considering the calculated losses, allowable losses, and following ratings: 6. Method of Calculating Power Loss of Output MOS FET The SI-7600 uses a MOS-FET array for output. The power loss of this MOS FET array can be calculated as summarized below. This is an approximate value that does not reflect parameter variations or other factors during use in the actual application. Therefore, heat from the MOS FET array should actually be measured. q Parameters for calculating power loss To calculate the power loss of the MOS FET array, the following parameters are needed: (1) Control current Io (max) (2) Excitation method (3) Chopping ON-OFF time at current control: TON, TOFF, tOFFf (TON: ON time, TOFF: OFF time, tOFFf: Fast Decay time at OFF) (4) ON resistance of MOS FET: RDS (ON) (5) Forward voltage of MOS FET body diode: VSD For (4) and (5), use the maximum values of the MOS FET specifications. (3) should be confirmed on the actual application. (W) 15 10 Power dissipation P 0x q Power loss of Pch MOS FETs The power loss of Pch MOS FETs is caused by the ON resistance and by the chopping-OFF regenerative current flowing through the body diodes in Fast Decay mode. (In Slow Decay mode, the chopping-OFF regenerative current does not flow the body diodes.) The losses are ON resistance loss P1: P1=IM2xRDS (ON) Body diode loss P2: P2=IMxVSD With these parameters, the loss Pp per MOS FET is calculated depending on the actual excitation method as follows: a) 2-phase excitation (T=TON +TOFF) PP= (P1xTON/T+P2xtOFFf/T)x (1/3) b) 2-3 phase excitation (T=TON +TOFF) PP= (P1xTON/T+P2xtOFFf/T)x(1/4)+(0.5xP1xTON/T+P2xtOFFf/ T)x(1/12) 10 10 0x 2m m Al he at 5 Wit hou t he ats ink sin k 0 0 25 50 75 100 125 Ambient temperature Ta (C) 150 When selecting a heatsink for SLA5017, be sure to check the product temperature when in use in an actual applicaiton. The calculated loss is an approximate value and therefore contains a degree of error. Select a heatsink so that the surface Al fin temperature of SLA5017 will not exceed 100C under the worst conditions. SI-7600/SI-7600D 101 3-Phase Stepper Motor Driver ICs (Star Connection/Delta Connection) SI-7600/SI-7600D 7. I/O Timing Chart 2-phase excitation Positive edge Positive/negative edge CCW CK Reset Full/Half EDGE CW/CCW Ena OHA OHB OHC OLA OLB OLC CW 2-3 phase excitation Positive edge 2-3 phase excitation Positive edge Positive/negative edge CW CCW Disable CK Reset Full/Half ED CW/CCW Ena OHA OHB OHC OLA OLB OLC 102 SI-7600/SI-7600D |
Price & Availability of SI-7600D
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |