 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SA8702 sames DESCRIPTION The SA8702 (BMTSAC) is a Block Mode Time Slot Allocation Circuit. The device is used to generate 8 consecutive timeslots in one of 4 blocks in a 32 time-slot PCM system. Each timeslot pulse is 8 BLCK cycles long. BCLK is the 2,048 station clock provided by the system. An active MRST will disable all outputs until a valid XSYNC input is recognised. The output TSX is delayed by half a cycle and indicates that one of 8 timeslots is currently active. There are 4 possible modes of operation, selectable by means of the BL0 and BL1 pins (See Table 1). APPLICATIONS s s s s SA8702 BLOCK MODE TIME SLOT ALLOCATION CIRCUIT PCM Switching Systems PCM Transmission Systems Subscriber Multiplex Equipment PBX Systems PIN CONNECTIONS All inputs and outputs are C-MOS compatible. All outputs are push-pull with the exception of TSX which is open drain. The inputs MRST and BCLK are Schmitt Trigger. Inputs BL0 and BL1 have pull-ups. (See figure 1). Figure 1. SA8702 sames 1 02.02.93 SA8702 Operating Modes BL1 0 0 1 1 BL0 0 1 0 1 Mode of Operation Outputs Outputs Outputs Outputs active active active active in in in in timeslots 0 to 7 timeslots 8 to 15 timeslots 16 to 23 timeslots 24 to 31 Table 1. Input pulse XSYNC occurs periodically in every frame and is used to generate the first of the eight timeslots and also defines the beginning of Block 0. If XSYNC fails high then the outputs will be generated as they were before the failure occured. Should XSYNC fail low then the outputs will be deactivated after completion of the frame. Maximum Ratings All voltages measured with respect to VSS. Parameter Supply voltage Positive voltage on any pin Negative voltage on any pin Maximum current through any pin Storage temperature Operating temperature Symbol VDD VHM VLM IHM TST TO Value +7,5 VDD +0,3 VSS -0,3 10 -55 to +150 -10 to +70 Units V V V mA C C Stresses beyond these values may cause permanent damage to the device. Exposure to maximum rated conditions for extended periods may affect device reliability. sames 2 SA8702 Operating Conditions: All voltages measured with respect to VSS. Inputs must never be left open. DC Parameters Supply Voltage * Input Low Voltage * Input High Voltage ** Output Low Voltage ** Output High Voltage Operating Frequency Operating Temp. range Symbol V DD VIL VIH VOL VOH Min. 4,75 4,0 4,5 -10 Nom. 5,00 Max. 5,25 1,0 0,5 Unit Conditions V V V V V MHz C VDD = 5V 2,048 2,273 25 70 VDD = 5V VDD = 5V Iol = 0,5mA V DD = 5V Ioh = 0,5mA 4,75 VDD 5,25 - * All inputs are C-MOS level compatible. Pins 6 and 7 have internal pull-up devices. ** All outputs are push-pull except pin 1 which is open drain. AC Parameters XSYNC setup before BCLK goes low Output propagation delay from active clock edge XSYNC hold time from BCLK Symbol Ts T pd Min. 60 - Nom. - Max. 150 Unit ns ns Conditions 4,75 VDD 5,25 4,75 Vdd 5,25 4,75 VDD 5,25 Th 50 - - ns sames 3 SA8702 PIN DESCRIPTION Pin No. 1 2 3 I/O O I O Name TSX MRST FSO Description An open drain N-channel high impedance, but pulls low during any active timeslot. A Schmitt trigger input that asynchronously disables all outputs. A timeslot output which is normally low, and goes active-high for 8 cycles of BCLK when a valid XSYNC is made. Similar to pin 3. Similar to pin 3. The input for the LSB of the 2 bit word which defines the active block. The input for the MSB of the 2 bit word which defines the active block. The OV ground connection to the device. The 2,048MHz station clock input. The input pulse XSYNC used to generate the first of the eight timeslots and also defines the beginning of block 0. Similar to pin 3. Similar to pin 3. Similar to pin 3. Similar to pin 3. Similar to pin 3. The positive supply to the device. 4 5 6 7 8 9 10 O O I I I I I FS1 FS2 BL0 BL1 VSS BCLK XSYNC 11 12 13 14 15 16 O O O O O I FS7 FS6 FS5 FS4 FS3 VDD sames 4 SA8702 TIMING DIAGRAM sames 5 SA8702 Disclaimer: The information contained in this document is confidential and proprietary to South African MicroElectronic Systems (Pty) Ltd ("SAMES") and may not be copied or disclosed to a third party, in whole or in part, without the express written consent of SAMES. The information contained herein is current as of the date of publication; however, delivery of this document shall not under any circumstances create any implication that the information contained herein is correct as of any time subsequent to such date. SAMES does not undertake to inform any recipient of this document of any changes in the information contained herein, and SAMES expressly reserves the right to make changes in such information, without notification,even if such changes would render information contained herein inaccurate or incomplete. SAMES makes no representation or warranty that any circuit designed by reference to the information contained herein, will function without errors and as intended by the designer. Any sales or technical questions may be posted to our e-mail adress below: energy@sames.co.za For the latest updates on datasheets, please visit our web site: http://www.sames.co.za South African Micro-Electronic Systems (Pty) Ltd P O Box 15888, 33 Eland Street, Lynn East, Koedoespoort Industrial Area, 0039 Pretoria, Republic of South Africa, Republic of South Africa Tel: Fax: 012 333-6021 012 333-8071 Tel: Fax: Int +27 12 333-6021 Int +27 12 333-8071 sames 6 |
Price & Availability of SA8702
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |