View SCLS399B_1001233.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SCLS399B - APRIL 1998 - REVISED MAY 2000
D D D D D D D D
EPIC TM (Enhanced-Performance Implanted CMOS) Process Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25C Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25C 2-V to 5.5-V VCC Operation Support Mixed-Mode Voltage Operation on All Ports Latch-Up Performance Exceeds 250 mA Per JESD 17 ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0) Package Options Include Plastic Small-Outline (DW, NS), Shrink Small-Outline (DB), Thin Very Small-Outline (DGV), and Thin Shrink Small-Outline (PW) Packages, Ceramic Flat (W) Packages, Chip Carriers (FK), and DIPs (J)
SN54LV273A . . . J OR W PACKAGE SN74LV273A . . . DB, DGV, DW, NS, OR PW PACKAGE (TOP VIEW)
CLR 1Q 1D 2D 2Q 3Q 3D 4D 4Q GND
1 2 3 4 5 6 7 8 9 10
20 19 18 17 16 15 14 13 12 11
VCC 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLK
SN54LV273A . . . FK PACKAGE (TOP VIEW)
1D 1Q CLR VCC 2D 2Q 3Q 3D 4D
4 5 6 7 8
3 2 1 20 19 18 17 16 15 14 9 10 11 12 13
8Q 8D 7D 7Q 6Q 6D
description
The 'LV273A devices are octal D-type flip-flops designed for 2-V to 5.5-V VCC operation.
These devices are positive-edge-triggered flip-flops with direct clear (CLR) input. Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output. The SN54LV273A is characterized for operation over the full military temperature range of -55C to 125C. The SN74LV273A is characterized for operation from -40C to 85C.
FUNCTION TABLE (each flip-flop) INPUTS CLR L H H H CLK X L D X H L X OUTPUT Q L H L Q0
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Instruments.
UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303
Copyright (c) 2000, Texas Instruments Incorporated
* DALLAS, TEXAS 75265
4Q GND CLK 5Q 5D
1
SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SCLS399B - APRIL 1998 - REVISED MAY 2000
logic symbol
CLR CLK 1D 2D 3D 4D 5D 6D 7D 8D 1 11 3 4 7 8 13 14 17 18 R C1 1D 2 5 6 9 12 15 16 19 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
logic diagram (positive logic)
1D 3 CLK 11 2D 4 3D 7 4D 8 5D 13 6D 14 7D 17 8D 18
1D C1 R 1 2 1Q
1D C1 R
1D C1 R
1D C1 R
1D C1 R
1D C1 R
1D C1 R
1D C1 R
CLR
5 2Q
6 3Q
9 4Q
12 5Q
15 6Q
16 7Q
19 8Q
2
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SCLS399B - APRIL 1998 - REVISED MAY 2000
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Voltage range applied to any output in the high-impedance or power-off state, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to 7 V Output voltage range, VO (see Notes 1 and 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 V to VCC + 0.5 V Input clamp current, IIK (VI < 0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -20 mA Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA Package thermal impedance, JA (see Note 3): DB package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70C/W DGV package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92C/W DW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58C/W NS package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60C/W PW package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83C/W Storage temperature range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65C to 150C
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. This value is limited to 5.5 V maximum. 3. The package thermal impedance is calculated in accordance with JESD 51.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
3
SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SCLS399B - APRIL 1998 - REVISED MAY 2000
recommended operating conditions (see Note 4)
SN54LV273A MIN VCC Supply voltage VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V 0 0 VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V VCC = 2 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V VCC = 2.3 V to 2.7 V VCC = 3 V to 3.6 V VCC = 4.5 V to 5.5 V 0 0 0 2 1.5 VCC x 0.7 VCC x 0.7 VCC x 0.7 0.5 VCC x 0.3 VCC x 0.3 VCC x 0.3 5.5 VCC -50 -2 -6 -12 50 2 6 12 200 100 20 0 0 0 0 0 MAX 5.5 SN74LV273A MIN 2 1.5 VCC x 0.7 VCC x 0.7 VCC x 0.7 0.5 VCC x 0.3 VCC x 0.3 VCC x 0.3 5.5 VCC -50 -2 -6 -12 50 2 6 12 200 100 20 ns/V mA A mA V V MAX 5.5 UNIT V
VIH
High-level High level input voltage
VIL
Low-level Low level input voltage
VI VO
Input voltage Output voltage
V V A
IOH
High-level High level output current
IOL
Low-level Low level output current
t/v
Input transition rise or fall rate
TA Operating free-air temperature -55 125 -40 85 C NOTE 4: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER TEST CONDITIONS IOH = -50 A IOH = -2 mA IOH = -6 mA IOH = -12 mA IOL = 50 A IOL = 2 mA IOL = 6 mA IOL = 12 mA VI = VCC or GND VI = VCC or GND, VI or VO = 0 to 5.5 V VI = VCC or GND IO = 0 SN54LV273A VCC 2 V to 5.5 V 2.3 V 3V 4.5 V 2 V to 5.5 V 2.3 V 3V 4.5 V 0 V to 5.5 V 5.5 V 0V 3.3 V 2 MIN VCC-0.1 2 2.48 3.8 0.1 0.4 0.44 0.55 1 20 5 2 TYP MAX SN74LV273A MIN VCC-0.1 2 2.48 3.8 0.1 0.4 0.44 0.55 1 20 5 A A A pF V TYP MAX UNIT
VOH
V
VOL
II ICC Ioff Ci
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
4
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SCLS399B - APRIL 1998 - REVISED MAY 2000
timing requirements over recommended operating free-air temperature range, VCC = 2.5 V 0.2 V (unless otherwise noted) (see Figure 1)
TA = 25C MIN MAX tw tsu th Pulse duration CLR low CLK high or low Data Set p time data before CLK Setup time, Hold time, data after CLK CLR inactive 6.5 7 8.5 4 0.5 SN54LV273A MIN 7 8.5 10.5 4 1 MAX SN74LV273A MIN 7 8.5 10.5 4 1 MAX UNIT ns ns ns
timing requirements over recommended operating free-air temperature range, VCC = 3.3 V 0.3 V (unless otherwise noted) (see Figure 1)
TA = 25C MIN MAX tw tsu th Pulse duration CLR low CLK high or low Data Setup time, Set p time data before CLK Hold time, data after CLK CLR inactive 5 5 5.5 2.5 1 SN54LV273A MIN 6 6.5 6.5 2.5 1 MAX SN74LV273A MIN 6 6.5 6.5 2.5 1 MAX UNIT ns ns ns
timing requirements over recommended operating free-air temperature range, VCC = 5 V 0.5 V (unless otherwise noted) (see Figure 1)
TA = 25C MIN MAX tw tsu th Pulse duration CLR low CLK high or low Data Setup time, Set p time data before CLK Hold time, data after CLK CLR inactive 5 5 4.5 2 1 SN54LV273A MIN 5 5 4.5 2 1 MAX SN74LV273A MIN 5 5 4.5 2 1 MAX UNIT ns ns ns
switching characteristics over recommended operating VCC = 2.5 V 0.2 V (unless otherwise noted) (see Figure 1)
PARAMETER fmax tpd tPHL tpd tPHL CLK CLR CLK CLR Q Q Q Q CL = 50 pF FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE CL = 15 pF CL = 50 pF CL = 15 pF MIN 55* 45
free-air
temperature
SN74LV273A MIN 45 40 20.5* 21* 25 25.5 1 1 1 1 20.5 21 25 25.5 2 MAX
range,
UNIT MHz ns
TA = 25C TYP MAX 95* 75 10.4* 10.3* 12.9 13.1 18.3* 19* 22.1 22.8 2
SN54LV273A MIN 45* 40 1* 1* 1 1 MAX
ns
tsk(o) * On products compliant to MIL-PRF-38535, this parameter is not production tested.
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
5
SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SCLS399B - APRIL 1998 - REVISED MAY 2000
switching characteristics over recommended operating VCC = 3.3 V 0.3 V (unless otherwise noted) (see Figure 1)
PARAMETER fmax tpd tPHL tpd tPHL CLK CLR CLK CLR Q Q Q Q CL = 50 pF FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE CL = 15 pF CL = 50 pF CL = 15 pF MIN 75* 50
free-air
temperature
SN74LV273A MIN 65 45 16* 16* 19.5 19.5 1 1 1 1 16 16 19.5 19.5 1.5 MAX
range,
UNIT MHz ns
TA = 25C TYP MAX 140* 110 7.1* 6.9* 9.1 8.7 13.6* 13.6* 17.1 17.1 1.5
SN54LV273A MIN 65* 45 1* 1* 1 1 MAX
ns
tsk(o) * On products compliant to MIL-PRF-38535, this parameter is not production tested.
switching characteristics over recommended operating VCC = 5 V 0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER fmax tpd tPHL tpd tPHL CLK CLR CLK CLR Q Q Q Q CL = 50 pF FROM (INPUT) TO (OUTPUT) LOAD CAPACITANCE CL = 15 pF CL = 50 pF CL = 15 pF
free-air
temperature
SN74LV273A MIN 100 70 10.5* 10* 12.5 12 1 1 1 1 10.5 10 12.5 12 1 MAX
range,
UNIT MHz ns
TA = 25C MIN TYP MAX 120* 80 205* 160 4.8* 4.7* 6.2 6 9* 8.5* 11 10.5 1
SN54LV273A MIN 100* 70 1* 1* 1 1 MAX
ns
tsk(o) * On products compliant to MIL-PRF-38535, this parameter is not production tested.
noise characteristics, VCC = 3.3 V, CL = 50 pF, TA = 25C (see Note 5)
PARAMETER VOL(P) VOL(V) VOH(V) VIH(D) Quiet output, maximum dynamic VOL Quiet output, minimum dynamic VOL Quiet output, minimum dynamic VOH High-level dynamic input voltage 2.31 0.99 SN74LV273A MIN TYP 0.4 -0.4 2.9 MAX 0.8 -0.8 UNIT V V V V V
VIL(D) Low-level dynamic input voltage NOTE 5: Characteristics are for surface-mount packages only.
operating characteristics, TA = 25C
PARAMETER Cpd Power dissipation ca acitance dissi ation capacitance TEST CONDITIONS CL = 50 pF F, f = 10 MHz VCC 3.3 V 5V TYP 15.9 17.1 UNIT pF F
PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.
6
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
SN54LV273A, SN74LV273A OCTAL D-TYPE FLIP-FLOPS WITH CLEAR
SCLS399B - APRIL 1998 - REVISED MAY 2000
PARAMETER MEASUREMENT INFORMATION
RL = 1 k S1 VCC Open GND
From Output Under Test CL (see Note A)
Test Point
From Output Under Test CL (see Note A)
TEST tPLH/tPHL tPLZ/tPZL tPHZ/tPZH Open Drain
S1 Open VCC GND VCC
LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS
LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS VCC Timing Input 50% VCC 0V VCC tsu Data Input 0V 50% VCC th VCC 50% VCC 0V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES VCC VCC 50% VCC tPZL Output Waveform 1 S1 at VCC (see Note B) Output Waveform 2 S1 at GND (see Note B) tPZH tPLZ 50% VCC tPHZ VOH - 0.3 V VOH 0 V 50% VCC 0V VCC VOL + 0.3 V VOL
tw
Input
50% VCC
50% VCC
VOLTAGE WAVEFORMS PULSE DURATION
Input tPLH In-Phase Output tPHL Out-of-Phase Output
50% VCC
50% VCC tPHL
0V
Output Control
50% VCC
VOH 50% VCC VOL tPLH
50% VCC
VOH 50% VCC VOL
50% VCC
VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS
VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING
NOTES: A. CL includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, ZO = 50 , tr 3 ns, tf 3 ns. D. The outputs are measured one at a time with one input transition per measurement. E. tPLZ and tPHZ are the same as tdis. F. tPZL and tPZH are the same as ten. G. tPHL and tPLH are the same as tpd.
Figure 1. Load Circuit and Voltage Waveforms
POST OFFICE BOX 655303
* DALLAS, TEXAS 75265
7
IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability. TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements. Customers are responsible for their applications using TI components. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.
Copyright (c) 2000, Texas Instruments Incorporated

▲Up To Search▲

Price & Availability of SCLS399B

	To Download SCLS399B Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .