View ASM523S08_974807.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

August 2004 rev 2.0
ASM5P23S08A
3.3V Zero Delay Buffer General Features
* * * * Zero input - output propagation delay, adjustable by capacitive load on FBK input. Multiple configurations Refer "ASM5P23S08A Configurations Table". Input frequency range: 10MHz to 133MHz Multiple low-skew outputs. *Output-output skew less than 200 ps. *Device-device skew less than 700 ps. *Two banks of four outputs, three-stateable by two select inputs. * * * * * * Less than 200 ps cycle-to-cycle jitter (-1, -1H, -4, -5H). Available in 16-pin SOIC and TSSOP packages. 3.3V operation. Advanced 0.35 CMOS technology. Industrial temperature available. `SpreadTrak'. The ASM5P23S08A-2 allows the user to obtain 2X and 1X frequencies on each output bank. The exact configuration and output frequencies depends on which output drives the feedback pin. The ASM5P23S08A-3 allows the user to obtain 4X and 2X frequencies on the outputs. The ASM5P23S08A (Refer is available in five different configurations "ASM5P23S08A Configurations Multiple ASM5P23S08A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 700ps.
Table). The ASM5P23S08A-1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path. The ASM5P23S08A-1H is the high-drive version of the -1 and the rise and fall times on this device are much faster.
Functional Description
ASM5P23S08A is a versatile, 3.3V zero-delay buffer designed to distribute high-speed clocks. It is available in a 16-pin package. The part has an on-chip PLL which locks to an input clock presented on the REF pin. The PLL feedback is required to be driven to FBK pin, and can be obtained from one of the outputs. The input-to-input propagation delay is guaranteed to be less than 350ps, and the output-to-output skew is guaranteed to be less than 250ps. The ASM5P23S08A has two banks of four outputs each, which can be controlled by the select inputs as shown in the Select Input Decoding Table. If all the output clocks are not required, Bank B can be three-stated. The select input also allows the input clock to be directly applied to the outputs for chip and system testing purposes. The ASM5P23S08A-4 enables the user to obtain 2X clocks on all outputs. Thus, the part is extremely versatile, and can be used in a variety of applications. The ASM5P23S08A-5H is a high-drive version with REF/2 on both banks.
Alliance Semiconductor 2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
ASM5P23S08A
Block Diagram
/2
REF
FBK
PLL MUX
ASM5P23S08A
/2
CLKA1 CLKA2
Extra Divider (-3,-4) Extra Divider (-5H)
S2 Select Input Decoding S1 /2
CLKA3 CLKA4
CLKB1 CLKB2
Extra Divider (-2,-3)
CLKB3 CLKB4
Select Input Decoding for ASM5P23S08A
S2 0 0 1 1 S1 0 1 0 1 Clock A1 - A4 Three-state Driven Driven1 Driven Clock B1 - B4 Three-state Three-state Driven Driven Output Source PLL PLL Reference PLL PLL Shut-Down Y N Y N
ASM5P23S08A Configurations
Device ASM5P23S08A-1 ASM5P23S08A-1H ASM5P23S08A-2 ASM5P23S08A-2 ASM5P23S08A-3 ASM5P23S08A-3 ASM5P23S08A-4 ASM5P23S08A-5H Feedback From Bank A or Bank B Bank A or Bank B Bank A Bank B Bank A Bank B Bank A or Bank B Bank A or Bank B Bank A Frequency Reference Reference Reference 2 X Reference 2 X Reference 4 X Reference 2 X Reference Reference /2 Bank B Frequency Reference Reference Reference /2 Reference Reference or Reference2 2 X Reference 2 X Reference Reference /2
Note: 1. Outputs inverted on 2308-2 and 2308-3 in bypass mode, S2 = 1 and S1 = 0. 2. Output phase is indeterminant (0 or 180 from input clock). If phase integrity is required, use the ASM5P23S08A-2.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0 `SpreadTrak'
Many systems being designed now utilize a technology called Spread Spectrum Frequency Timing Generation. ASM5P23S08A is designed so as not to filter off the Spread Spectrum feature of the Reference input, assuming it exists. When a zero delay buffer is not designed to pass the Spread Spectrum feature through, the result is a
ASM5P23S08A
significant amount of tracking skew which may cause problems in the systems requiring synchronization.
Zero Delay and Skew Control
All outputs should be uniformly loaded to achieve Zero Delay between input and output.
1500
REF-Input to CLKA/LKB Delay (ps)
1000
500
0 -30 -500 -25 -20 -15 -10 -5 0
5
10
15
20
25
30
-1000
-1500 Output Load Difference: FBK Load - CLKA/CLKB Load (pF)
To close the feedback loop of the ASM5P23S08A, the FBK pin can be driven from any of the eight available output pins. The output driving the FBK pin will be driving a total load of 7 pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input output delay. This is shown in the above graph.
For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs. For zero output-output skew, be sure to load outputs equally.
Alliance Semiconductor 2575, Augustine Drive Santa Clara, CA Tel: 408.855.4900 Fax: 408.855.4999 www.alsc.com
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0 Pin Configuration
REF CLKA1 CLKA2 VDD GND CLKB1 CLKB2 S2 1 2 3 4 5 6 7 8 16 15 14 13 FBK CLKA4 CLKA3 VDD GND CLKB4 CLKB3 S1
ASM5P23S08A
ASM5P23S08A
12 11 10 9
Pin Description for ASM5P23S08A
Pin # 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Pin Name REF3 CLKA14 CLKA24 VDD GND CLKB14 CLKB2 4 S2 5 S1 5 CLKB3 4 CLKB4 GND VDD CLKA3 4 CLKA4 4 FBK
4
Description Input reference frequency, 5V tolerant input Buffered clock output, bank A Buffered clock output, bank A 3.3V supply Ground Buffered clock output, bank B Buffered clock output, bank B Select input, bit 2 Select input, bit 1 Buffered clock output, bank B Buffered clock output, bank B Ground 3.3V supply Buffered clock output, bank A Buffered clock output, bank A PLL feedback input
Notes: 3. Weak pull-down. 4. Weak pull-down on all outputs. 5. Weak pull-up on these inputs.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0 Absolute Maximum Ratings
Parameter Supply Voltage to Ground Potential DC Input Voltage (Except REF) DC Input Voltage (REF) Storage Temperature Max. Soldering Temperature (10 sec) Junction Temperature Static Discharge Voltage (per MIL-STD-883, Method 3015) Min -0.5 -0.5 -0.5 -65 Max +7.0 VDD + 0.5 7 +150 260 150 >2000 Unit V V V C C C V
ASM5P23S08A
Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can affect device reliability.
Operating Conditions for ASM5P23S08A Commercial Temperature Devices
Parameter VDD TA CL CL CIN Supply Voltage Operating Temperature (Ambient Temperature) Load Capacitance, below 100 MHz Load Capacitance, from 100 MHz to 133 MHz Input Capacitance
6
Description
Min 3.0 0
Max 3.6 70 30 10 7
Unit V C pF pF pF
Note: 6. Applies to both Ref Clock and FBK.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0 Electrical Characteristics for ASM5P23S08A Commercial Temperature Devices
Parameter VIL VIH IIL IIH VOL Description Input LOW Voltage Input HIGH Voltage Input LOW Current Input HIGH Current Output LOW Voltage
7
ASM5P23S08A
Test Conditions
Min
Max 0.8
Unit V V
2.0 VIN = 0V VIN = VDD IOL = 8mA (-1, -2, -3, -4) IOH = 12mA (-1H, -5H) IOL = -8mA (-1, -2, -3, -4) IOH = -12mA (-1H, -5H) Unloaded outputs 100MHz REF, Select inputs at VDD or GND 2.4 TBD TBD 50.0 100.0 0.4
A A V
VOH
Output HIGH Voltage 7
V
IDD
Supply Current
Unloaded outputs, 66MHz REF (-1, -2, -3, -4) Unloaded outputs, 33MHz REF (-1, -2, -3, -4)
mA TBD
TBD
Note: 7. Parameter is guaranteed by design and characterization. Not 100% tested in production. 8. REF
Input Vth = ~ VDD/2
9. S1 / S2 inputs are CMOS, TTL compatible inputs u The input must toggle somewhere between 0.8 and 2.0. We guarantee the limits of 0.8 and 2.0, but can't guarantee anything tighter than that. As Vdd moves higher the toggle point will move higher, but will always stay below 2.0V. As Vdd moves lower, the toggle point will move lower, but always stay higher than 0.8V. What the 2.0V MIN Vih specification means is that you put 2.0V or a higher voltage into the device, and you will have a logic HIGH. If you put 0.8V or a lower voltage into the device, you will have a logic LOW ( Vil spec = 0.8V max). It will toggle someplace in between 0.8V and 2.0V, but we don't guarantee exactly where, and the exact point will change depending upon conditions. Characterization shows we toggle at 1.1V and 1.5V (showing a little hysteresis), everything is perfect. We meet spec, plus have ~ 300mV noise immunity on the low end and ~500mV noise immunity on the high side. Under nominal conditions, with no hysteresis, most devices will toggle at about 1.5V for both high and low.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
ASM5P23S08A
Switching Characteristics for ASM5P23S08A Commercial Temperature Devices
Parameter t1 t1 t1 Description Output Frequency Output Frequency Output Frequency Duty Cycle = (t2 / t1) * 100 (-1, -2, -3, -4, -1H, -5H) Duty Cycle = (t2 / t1) * 100 (-1, -2, -3, -4, -1H, -5H) t3 t3 t3 t4 t4 t4 t5 Output Rise Time (-1, -2, -3, -4) Output Rise Time (-1, -2, -3, -4) Output Rise Time (-1H, -5H) Output Fall Time (-1, -2, -3, -4) Output Fall Time (-1, -2, -3, -4) Output Fall Time (-1H, -5H) Output-to-output skew on same 7 bank (-1, -2, -3, -4) Output-to-output skew (-1H, -5H)
7 7 7 7 7 7 7 7
Test Conditions 30-pF load, All devices 20-pF load, -1H, -5H devices
8
Min 10 10 10 40.0
Typ
Max 100 133.3 133.3
Unit MHz MHz MHz %
15-pF load, -1, -2, -3, -4 devices Measured at 1.4V, FOUT = <66.66 MHz 30-pF load
50.0
60.0
Measured at 1.4V, FOUT = <50 MHz 15-pF load Measured between 0.8V and 2.0V 30-pF load Measured between 0.8V and 2.0V 15-pF load
45.0
50.0
55.0 2.20 1.50 1.50 2.20 1.50 1.25 200
% ns ns ns ns ns ns ps
Measured between 0.8V and 2.0V 30-pF load Measured between 2.0V and 0.8V 30-pF load Measured between 0.8V and 2.0V 15-pF load Measured between 2.0V and 0.8V 30-pF load All outputs equally loaded
All outputs equally loaded
200
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
Output bank A -to- output bank B skew (-1, -4, -5H) Output bank A -to- output bank B skew (-2, -3) t6 t7 Delay, REF Rising Edge to FBK 7 Rising Edge Device-to-Device Skew
7
ASM5P23S08A
All outputs equally loaded
200
All outputs equally loaded
400
Measured at VDD /2 Measured at VDD/2 on the FBK pins of the device Measured at 66.67 MHz, loaded outputs, 15 pF load
0 0
250 700 200 200 100 400
ps ps
tJ
Cycle-to-cycle jitter (-1, -1H, -4, -5H)
7
Measured at 66.67 MHz, loaded outputs, 30 pF load Measured at 133.3 MHz, loaded outputs, 15 pF load Measured at 66.67 MHz, loaded outputs, 30pF load
ps
tJ
Cycle-to-cycle jitter (-2, -3) Measured at 66.67 MHz, loaded outputs, 15 pF load 400
7
ps
tLOCK
PLL Lock Time
7
Stable power supply, valid clock presented on REF & FBK pins
1.0
ms
Switching Characteristics for ASM5I23S08 Industrial Temperature Devices
Parameter t1 t1 t1 Description Output Frequency Output Frequency Output Frequency Duty Cycle = (t2 / t1) * 100 (-1, -2, -3, -4, -1H, -5H) Duty Cycle = (t2 / t1) * 100 (-1, -2, -3, -4, -1H, -5H) t3 t3 t3 t4 t4 t4 t5 Output Rise Time (-1, -2, -3, -4) Output Rise Time
7 7 7 7
Test Conditions 30-pF load, All devices 20-pF load, -1H, -5H devices
8
Min 10 10 10 40.0
Typ
Max 100 133.3 133.3
Unit MHz MHz MHz %
15-pF load, -1, -2, -3, -4 devices Measured at 1.4V, FOUT = <66.66 MHz 30-pF load
50.0
60.0
Measured at 1.4V, FOUT = <50 MHz 15-pF load Measured between 0.8V and 2.0V 30-pF load Measured between 0.8V and 2.0V 15-pF load Measured between 0.8V and 2.0V 30-pF load Measured between 2.0V and 0.8V 30-pF load Measured between 0.8V and 2.0V 15-pF load Measured between 2.0V and 0.8V 30-pF load All outputs equally loaded
45.0
50.0
55.0 2.50 1.50 1.50 2.50 1.50 1.25 200
% ns ns ns ns ns ns ps
(-1, -2, -3, -4)
Output Rise Time (-1H, -5H) Output Fall Time (-1, -2, -3, -4) Output Fall Time (-1, -2, -3, -4) Output Fall Time
7 7 7
7
(-1H, -5H)
Output-to-output skew on same 7 bank (-1, -2, -3, -4) Output-to-output skew (-1H, -5H)
All outputs equally loaded
200
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
Output bank A -to- output bank B skew (-1, -4, -5H) Output bank A -to- output bank B skew (-2, -3) t6 t7 Delay, REF Rising Edge to FBK 7 Rising Edge Device-to-Device Skew
7
ASM5P23S08A
All outputs equally loaded
200
All outputs equally loaded
400
Measured at VDD /2 Measured at VDD/2 on the FBK pins of the device Measured at 66.67 MHz, loaded outputs, 15 pF load
0 0
250 700 200 200 100 400 400 1.0
ps ps
tJ
Cycle-to-cycle jitter (-1, -1H, -4, -5H)
7
Measured at 66.67 MHz, loaded outputs, 30 pF load Measured at 133.3 MHz, loaded outputs, 15 pF load
7
ps
tJ
Cycle-to-cycle jitter (-2, -3)
Measured at 66.67 MHz, loaded outputs, 30pF load Measured at 66.67 MHz, loaded outputs, 15 pF load
ps
tLOCK
PLL Lock Time
7
Stable power supply, valid clock presented on REF and FBK pins
ms
Switching Waveforms Duty Cycle Timing
t1 t2
1.4 V
1.4 V
1.4 V
All Outputs Rise/Fall Time
2.0 V OUTPUT 0.8 V t3 t4 2.0 V 0.8 V 3.3 V 0V
Output - Output Skew
1.4 V
OUTPUT
1.4 V
OUTPUT
t5
Input - Output Propagation Delay
V DD /2
IN PUT
3.3V Zero Delay Buffer
V
DD
/2
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
ASM5P23S08A
Device - Device Skew
V
C L K O U T , Device 1
DD
/2
V
CLKOUT, Device 2
DD
/2
t7
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
ASM5P23S08A
Test Circuits
Test Circuit #2
Test Circuit #1
VDD 0.1 yF OUTPUTS
CLK OUT 0.1 yF C
LOAD
VDD OUTPUTS
1k
1k VDD
10 pF
VDD 0.1 yF GND GND 0.1 yF
GND
GND
For parameter t8 (output slew rate) on -1H devices
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
ASM5P23S08A
Package Information: 16-lead (150 Mil) Molded SOIC
1 PIN 1 ID
8
E
H
9 D
16 h Seating Plane
A2
A e
B
0.004
L
C
A1
Symbol
Dimensions (inches) MIN MAX 0.068 0.0098 0.061 0.019 0.0098 0.393 0.157 0.050 BSC 0.230 0.010 0.016 0 0.244 0.016 0.035 8
Dimensions (millimeters) MIN 1.55 0.102 1.40 0.33 0.191 9.80 3.81 1.27 BSC 5.84 0.25 0.41 0 6.20 0.41 0.89 8 MAX 1.73 0.249 1.55 0.49 0.249 9.98 3.99
A A1 A2 B C D E e H h L
0.061 0.004 0.055 0.013 0.0075 0.386 0.150
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
ASM5P23S08A
Package Information: 16-lead Thin Shrunk Small Outline Package (4.40-MM Body)
Symbol
Dimensions (inches) MIN MAX 0.043 0.002 0.003 0.007 0.004 0.193 0.169 0.026 BSC 0.246 0.020 0 0.256 0.028 8 0.006 0.37 0.012 0.008 2.008 0.177
Dimensions (millimeters) MIN MAX 1.10 0.05 0.85 0.19 0.09 4.90 4.30 0.65 BSC 6.25 0.50 0 6.50 0.70 8 0.15 0.95 0.30 0.20 5.10 4.50
A A1 A2 B C D E e H L
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0 Ordering Information
Ordering Code Package Type Operating Range
ASM5P23S08A
ASM5P23S08A-1-16-ST ASM5I23S08A-1-16-ST ASM5P23S08A-1-16-SR ASM5I23S08A-1-16-SR ASM5P23S08A-1-16-TT ASM5I23S08A-1-16-TT ASM5P23S08A-1-16-TR ASM5I23S08A-1-16-TR ASM5P23S08A-1H-16-ST ASM5I23S08A-1H-16-ST ASM5P23S08A-1H-16-SR ASM5I23S08A-1H-16-SR ASM5P23S08A-1H-16-TT ASM5I23S08A-1H-16-TT ASM5P23S08A-1H-16-TR ASM5I23S08A-1H-16-TR
16-pin 150-mil SOIC-TUBE 16-pin 150-mil SOIC- TUBE 16-pin 150-mil SOIC-TAPE & REEL 16-pin 150-mil SOIC-TAPE & REEL 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TAPE & REEL 16-PIN 150-mil TSSOP - TAPE & REEL 16-pin 150-mil SOIC-TUBE 16-pin 150-mil SOIC- TUBE 16-pin 150-mil SOIC-TAPE & REEL 16-pin 150-mil SOIC-TAPE & REEL 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TAPE & REEL 16-PIN 150-mil TSSOP - TAPE & REEL
Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
ASM5P23S08A
Ordering Code ASM5P23S08A-2-16-ST ASM5I23S08A-2-16-ST ASM5P23S08A-2-16-SR ASM5I23S08A-2-16-SR ASM5P23S08A-2-16-TT ASM5I23S08A-2-16-TT ASM5P23S08A-2-16-TR ASM5I23S08A-2-16-TR ASM5P23S08A-3-16-ST ASM5I23S08A-3-16-ST ASM5P23S08A-3-16-SR ASM5I23S08A-3-16-SR ASM5P23S08A-3-16-TT ASM5I23S08A-3-16-TT ASM5P23S08A-3-16-TR ASM5I23S08A-3-16-TR
Package Type 16-pin 150-mil SOIC-TUBE 16-pin 150-mil SOIC- TUBE 16-pin 150-mil SOIC-TAPE & REEL 16-pin 150-mil SOIC-TAPE & REEL 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TAPE & REEL 16-PIN 150-mil TSSOP - TAPE & REEL 16-pin 150-mil SOIC-TUBE 16-pin 150-mil SOIC- TUBE 16-pin 150-mil SOIC-TAPE & REEL 16-pin 150-mil SOIC-TAPE & REEL 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TAPE & REEL 16-PIN 150-mil TSSOP - TAPE & REEL
Operating Range Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
ASM5P23S08A
Ordering Code ASM5P23S08A-4-16-ST ASM5I23S08A-4-16-ST ASM5P23S08A-4-16-SR ASM5I23S08A-4-16-SR ASM5P23S08A-4-16-TT ASM5I23S08A-4-16-TT ASM5P23S08A-4-16-TR ASM5I23S08A-4-16-TR ASM5P23S08A-5H-16-ST ASM5I23S08A-5H-16-ST ASM5P23S08A-5H-16-SR ASM5I23S08A-5H-16-SR ASM5P23S08A-5H-16-TT ASM5I23S08A-5H-16-TT ASM5P23S08A-5H-16-TR ASM5I23S08A-5H-16-TR
Package Type 16-pin 150-mil SOIC-TUBE 16-pin 150-mil SOIC- TUBE 16-pin 150-mil SOIC-TAPE & REEL 16-pin 150-mil SOIC-TAPE & REEL 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TAPE & REEL 16-PIN 150-mil TSSOP - TAPE & REEL 16-pin 150-mil SOIC-TUBE 16-pin 150-mil SOIC- TUBE 16-pin 150-mil SOIC-TAPE & REEL 16-pin 150-mil SOIC-TAPE & REEL 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TUBE 16-PIN 150-mil TSSOP - TAPE & REEL 16-PIN 150-mil TSSOP - TAPE & REEL
Operating Range Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial Commercial Industrial
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
August 2004 rev 2.0
ASM5P23S08A
Alliance Semiconductor Corporation 2595, Augustine Drive, Santa Clara, CA 95054 Tel# 408-855-4900 Fax: 408-855-4999 www.alsc.com
Copyright Alliance Semiconductor All Rights Reserved Preliminary Information Part Number: ASM5P23S08A Document Version: v2.0 8_30_2004
(c) Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.
3.3V Zero Delay Buffer
Notice: The information in this document is subject to change without notice.

▲Up To Search▲

Price & Availability of ASM523S08

	To Download ASM523S08 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .