![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
fax id: 6129 For new designs use part CY7C374i CY7C374 UltraLogicTM 128-Macrocell Flash CPLD Features * * * * * * 128 macrocells in eight logic blocks 64 I/O pins 6 dedicated inputs including 4 clock pins Bus Hold capabilities on all I/Os and dedicated inputs No hidden delays High speed -- fMAX = 100 MHz -- tPD = 12 ns -- tS = 6 ns -- tCO = 7 ns * Electrically Alterable Flash technology * Available in 84-pin PLCC, 84-pin CLCC, 100-pin TQFP, and 84-pin PGA packages * Pin compatible with the CY7C373 Functional Description The CY7C374 is a Flash erasable Complex Programmable Logic Device (CPLD) and is part of the FLASH370TM family of high-density, high-speed CPLDs. Like all members of the FLASH370 family, the CY7C374 is designed to bring the ease of use and high performance of the 22V10 to high-density CPLDs. The 128 macrocells in the CY7C374 are divided between eight logic blocks. Each logic block includes 16 macrocells, a 72 x 86 product term array, and an intelligent product term allocator. The logic blocks in the FLASH370 architecture are connected with an extremely fast and predictable routing resource--the Programmable Interconnect Matrix (PIM). The PIM brings flexibility, routability, speed, and a uniform delay to the interconnect. The CY7C374 is a register intensive 128-Macrocell CPLD. Every two macrocells in the device feature an associated I/O pin, resulting in 64 I/O pins on the CY7C374. In addition, there are two dedicated inputs and four input/clock pins. Logic Block Diagram CLOCK INPUTS INPUTS 2 INPUT MACROCELLS 4 8 I/Os I/O0-I/O7 LOGIC BLOCK 36 16 36 16 36 16 36 16 PIM 4 INPUT/CLOCK MACROCELLS 4 36 16 36 16 36 16 36 16 LOGIC BLOCK 8 I/Os I/O56-I/O63 A 8 I/Os LOGIC BLOCK H LOGIC BLOCK 8 I/Os I/O8-I/O15 B 8 I/Os LOGIC BLOCK G LOGIC BLOCK 8 I/Os I/O48-I/O55 I/O16-I/O23 C 8 I/Os LOGIC BLOCK F LOGIC BLOCK 8 I/Os I/O40-I/O47 I/O24-I/O31 D 32 E 32 I/O32-I/O39 7C374-1 Selection Guide 7C374-100 Maximum Propagation Delay tPD (ns) Minimum Set-Up, tS (ns) Maximum Clock to Output, tCO (ncs) Maximum Supply Current, ICC (mA) Commercial Military/Industrial 12 6 7 300 7C374-83 15 8 8 300 370 7C374-66 20 10 10 300 370 7C374L-66 20 10 10 150 Cypress Semiconductor Corporation * 3901 North First Street * San Jose * CA 95134 * 408-943-2600 September 1992 Revised April 1998 |
Price & Availability of CY7C374
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |