![]() |
|
If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
Datasheet File OCR Text: |
US2881/2882 CMOS High Sensitivity Latch * * * * * * * * * * * * Features and Benefits Chopper stabilized amplifier stage Optimized for BDC motor applications New miniature package / thin, high reliability package Operation down to 3.5V CMOS for optimum stability, quality, and cost Ultra low IDD current Solid state switch Brushless DC motor commutation Speed sensing Linear position sensing Angular position sensing Current sensing Applications Ordering Information Part No. US2881 / US2882 US2881 / US2882 Temperature Suffix Package Temperature Range E SO or UA -40oC to 85oC Extended L SO or UA -40oC to 150oC Full Temp. *Contact Factory or Sales Representative for Legacy Temperature Versions Functional Diagram Description The design specifications and performance of the Melexis US2881 have been optimized for commutation applications in brushless DC motors and automotive speed sensing. The output transistor will be latched on (BOP) in the presence of a sufficiently strong South pole magnetic field facing the marked side of the package. Similarly, the output will be latched off (BRP) in the presence of a North field. The SOT-23 device is reversed from the UA package. The SOT-23 output transistor will be latched on (BOP) in the presence of a sufficiently strong North pole magnetic field subjected to the marked face. SO Package Pin 1 - VD D Pin 2 - Output Pin 3 - GND V DD Output Voltage Regulator Chopper GND UA Package Pin 1 - V D D Pin 2 - GND Pin 3 - Output Note: Static sensitive device; please observe ESD precautions. Re verse VDD protection is not included. For reverse voltage protection, a 100 resistor in series with VDD is recommended. US2881 CMOS High Sensitivity Latch 3901002881 Rev 5.6 23/July/00 Page 1 US2881/2882 CMOS High Sensitivity Latch US2881 and US2882 Electrical Specifications DC operating parameters: TA = 25oC, VDD = 12VDC (unless otherwise specified). Parameter Supply Voltage Supply Current Saturation Voltage Output Leakage Output Rise Time Output Fall Time Symbol Test Conditions VDD IDD VDS(on) IOFF tr tf Operating B 3.5 1.5 Typ 2.0 0.4 0.01 0.04 0.18 Max 27 4.0 0.5 5.0 Units V mA V iA is is US2881 Magnetic Specifications Parameter Operating Point Release Point Hysteresis Symbol Test Conditions BOP BRP Bhys Min 0.5 -4.5 3.0 Typ 2.0 -2.0 4.0 Max 4.5 -0.5 5.0 Units mT mT mT US2882 Magnetic Specifications Parameter Operating Point Release Point Hysteresis Note: 1 mT = 10 Gauss. Symbol Test Conditions BOP BRP Bhys Min -2.0 -6.0 3.0 Typ 2.0 -2.0 4.0 Max 6.0 2.0 5.0 Units mT mT mT Absolute Maximum Ratings Supply Voltage (Operating), VDD Supply Current (Fault), IDD Output Voltage, VOUT Output Current (Fault), IOUT Power Dissipation, PD Operating Temperature Range, T A Storage Temperature Range, T S Melexis Inc. reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Melexis does not assume any liability arising from the use of any product or application of any product or circuit described herein. 24V 50mA 24V 50mA 100mW -40 to 150C -65 to 150C 175C +/- 4KV Page 2 Maximum Junction Temp, TJ ESD Sensitivity (All Pins) 23/July/00 US2881 CMOS High Sensitivity Latch 3901002881 Rev 5.6 US2881/2882 CMOS High Sensitivity Latch Performance Graphs Typical Magnetic Switch Points versus Supply Voltage 12.5 Typical Magnetic Switch Points versus Temperature 12 BHYS 2881 2881 7.5 B OP 7.5 Flux Density (mT) Flux Density (mT) B OP 2.5 2.5 -2.5 -2.5 BRP -7.5 -7.5 B RP -12.5 0 5 10 15 20 25 30 -12.5 -40 0 40 80 120 o 160 200 Supply Voltage (V) Temperature ( C) Min/Max Magnetic Switch Range versus Temperature 12.5 Output Voltage versus Flux Density 30 2881 2881 B OP Max 7.5 24 VDD Flux Density (mT) BOP Output Voltage (V) 2.5 B OP Min 18 -2.5 B RP Max 12 -7.5 B RP Min 6 BRP Vout -12.5 -40 0 0 40 80 120 160 200 -30 -20 -10 0 10 20 30 Temperature (oC) Flux Density (mT) US2881 CMOS High Sensitivity Latch 3901002881 Rev 5.6 23/July/00 Page 3 US2881/2882 CMOS High Sensitivity Latch Performance Graphs Typical Supply Current versus Supply Voltage 5 Typical Saturation Voltage versus Temperature VDD = 12 V, IOUT = 20mA 2881 500 2881 4 400 Supply Current (mA) TA = -40oC 3 TA = 25oC 2 TA = 125oC VDS(ON) (mV) 300 V DS(ON) 200 1 100 0 0 5 10 15 20 25 30 0 -40 0 40 80 120 160 200 Supply Voltage (V) Temperature (oC) Power Dissipation versus Temperature 500 Wave Soldering Parameters All Devices All Devices 280 Package Power Dissipation (mW) 400 260 300 Solder Temperature (oC) 200 UA Package R JA =206oC/W 240 200 220 100 SO Package RJA =575oC/W 0 -40 0 40 80 120 160 200 0 5 10 15 20 25 30 Temperature (oC) Time in Wave Solder (Seconds) US2881 CMOS High Sensitivity Latch 3901002881 Rev 5.6 23/July/00 Page 4 US2881/2882 CMOS High Sensitivity Latch Unique Features CMOS Hall IC Technology The Chopper Stabilized Amplifier, using switched capacitor techniques, eliminates the amplifier offset voltage, which in bipolar devices is a major source of temperature sensitive drift. CMOS makes this advanced technique possible. The CMOS chip is also much smaller than the Bipolar chip, allowing very sophisticated circuitry to be placed in less space. The small chip size also contributes to lower physical stress and less power consumption. Application Comments If reverse supply protection is desired, use a resistor in series with the VDD pin. The resistor will limit the Supply Current (Fault), IDD, to 50mA. For severe EMC conditions, use the application circuit below. Installation Consider temperature coefficients of Hall IC and magnetics, as well as air gap and life time variations. Observe temperature limits during wave soldering. Applications Examples Automotive and Severe Environment Protection Circuit R1 100 VDD D1 Z1 C1 4.7n F Two Wire Optional Current Biasing Circuit RL IDD V RL 1.2 K OUT C2 4.7n F DD IIN Iout Supply Voltage Hall IC VSS Rb Hall IC The resistors Rb and RL can be used to bias the input current, Iin. Refer to the part specification for limiting values. This circuit will help in getting the precise ON and OFF currents desired. B RP = Ioff = (VDD / Rb + DD ) I B OP = Ion = (Ioff + V / RL ) DD US2881 CMOS High Sensitivity Latch 3901002881 Rev 5.6 23/July/00 Page 5 US2881/2882 CMOS High Sensitivity Latch Physical Characteristics 1.60 1.40 4.30 3.90 2.64 2.34 45o Typical UA Package Dimensions 5o Typical UA Hall Plate / Chip Location 2.13 1.87 0.45 0.41 0.84 0.63 1.53 1.27 U28 * 105 0.48 0.43 3.20 2.80 45o Typical Marked Surface All Dimensions in millimeters 1.75 1.55 0.38 Typical (see note 3) 0.20 0.00 0.41 0.35 1 2 3 NOTES: 1.) Controlling dimension: mm 2.) Leads must be free of flash and plating voids 3.) Leads must not arc toward the rear of package 4.) Package dimensions exclude molding flash 5.) Tolerance is 0.254mm unless otherwise specified 15.5 14.5 * MARKING: Line 1: 1st digit (U) 2nd and 3rd digits (28) Line 2: 1st digit (1) 2nd and 3rd digits(05) = Supplier (Melexis) = Series (2880) = Year (2001) = Week of Year 1.30 1.24 PINOUT: Pin 1 Pin 2 Pin 3 2.57 2.51 0.41 0.35 V DD GND Output SOT-23 Package Dimensions (Top View) 0.50 0.35 0.20 MIN 3 3.00 2.60 2104 1 2.10 1.70 * 2 1.80 1.50 chip 0.66 0.56 0.25 0.10 NOTES: 1. MARKING: 1st Digit (2) = Series (2881) 2nd Digit(1) = Year - 2001 Last Digits (04) = Week of Year 2. PINOUT (See Top View at left): Pin 1 VDD Pin 2 Output Pin 3 GND 3. Controlling dimension: mm. 4. Lead thickness after solder plating will be 0.254 mm maximum. 5. Package dimensions exclude molding flash. 6. The end flash shall not exceed 0.127 mm on each side of package. 7. Tolerance is +/- 0.254 mm unless otherwise specified. SOT-23 Hall Plate / Chip Location (Bottom View) 0.95 0.85 Pin # 3.10 2.70 0.10 0.00 0.90 0.70 1.30 1.00 1.55 1.45 For the latest version of this document, Go to our website at: WWW.melexis.com Or for additional information Contact Melexis Direct: Europe and Japan E-mail: sales_europe@melexis.com Phone: 011-32-13-670-780 US2881 CMOS High Sensitivity Latch USA and rest of the world E-mail: sales_usa@melexis.com Phone: (603)-223-2362 3901002881 Rev 5.6 23/July/00 Page 6 US2881/2882 CMOS High Sensitivity Latch Revision History. Note: This page is intended to record changes, but not to be printed for distribution or conversion to a pdf. Revision Date By 5.5 9/28/00 rsa Change On Page 2, changed units of measure for output rise / fall times from "ms" to "i s." US2881 CMOS High Sensitivity Latch 3901002881 Rev 5.6 23/July/00 Page 7 |
Price & Availability of US2882
![]() |
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |