View MX29F002002N_337843.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

INDEX ADVANCED INFORMATION
MX29F002/002N
2M-BIT [256K x 8] CMOS FLASH MEMORY FEATURES
* * * 262,144x 8 only Fast access time: 70/90/120ns Low power consumption - 30mA maximum active current - 1A typical standby current Programming and erasing voltage 5V 10% Command register architecture - Byte Programming (7us typical) - Block Erase (16K-Byte x1, 8K-Byte x 2, 32K-Byte x1, and 64K-Byte x 3) Auto Erase (chip & block) and Auto Program - Automatically erase any combination of sectors or the whole chip with Erase Suspend capability. - Automatically programs and verifies data at specified address Erase Suspend/Erase Resume - Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation. * Status Reply - Data polling & Toggle bit for detection of program and erase cycle completion. Sector protection - Hardware method to disable any combination of sectors from program or erase operations - Sector protect/unprotect for 5V only system or 5V/ 12V system 100,000 minimum erase/program cycles Latch-up protected to 100mA from -1 to VCC+1V Boot Code Sector Architecture - T = Top Boot Sector - B = Bottom Boot Sector Hardware RESET pin - Resets internal state machine to read mode Low VCC write inhibit is equal to or less than 3.2V Package type: - 32-pin PDIP - 32-pin PLCC - 32-pin TSOP (Type 1)
*
* *
*
* * *
* * *
*
GENERAL DESCRIPTION
The MX29F002T/B is a 2-mega bit Flash memory organized as 256K bytes of 8 bits only. MXIC's Flash memories offer the most cost-effective and reliable read/write nonvolatile random access memory. The MX29F002T/B is packaged in 32-pin PDIP,PLCC and 32-pin TSOP(I). It is designed to be reprogrammed and erased in-system or instandard EPROM programmers. The standard MX29F002T/B offers access time as fast as 70ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the MX29F002T/B has separate chip enable (CE) and output enable (OE) controls. MXIC's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The MX29F002T/B uses a command register to manage this functionality. The command register allows for 100% TTL level control inputs and fixed power supply levels during erase and programming, while maintaining maximum EPROM compatibility. MXIC's Flash technology reliably stores memory contents even after 100,000 erase and program cycles. The MXIC cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The MX29F002T/B uses a 5.0V 10% VCC supply to perform the High Reliability Erase and auto Program/Erase algorithms. The highest degree of latch-up protection is achieved with MXIC's proprietary non-epi process. Latch-up protection is proved for stresses up to 100 milliamps on address and data pin from -1V to VCC + 1V.
P/N: PM0547
1
REV. 0.9, DEC.09, 1998
INDEX
MX29F002/002N
PIN CONFIGURATIONS
32 PDIP
RESET A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 Q0 Q1 Q2 GND
32 TSOP (TYPE 1)
NC on MX29F002NT/B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 VCC WE A17 A14 A13 A8 A9 A11 OE A10 CE Q7 Q6 Q5 Q4 Q3
A11 A9 A8 A13 A14 A17 WE VCC (NC on MX29F002NT/B) RESET A16 A15 A12 A7 A6 A5 A4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 OE A10 CE Q7 Q6 Q5 Q4 Q3 GND Q2 Q1 Q0 A0 A1 A2 A3
MX29F002T/B
MX29F002T/B
(NORMAL TYPE)
32 PLCC
NC on MX29F002NT/B RESET VCC A12 A15 A16 A17 WE
BLOCK STRUCTURE
A17~A0 3FFFFH 3BFFFH
A14 A13 A8 A9 9
16 K-BYTE (BOOT SECTOR) 8 K-BYTE K-BYTE K-BYTE K-BYTE K-BYTE K-BYTE
A7 A6 A5 A4 A3 A2 A1 A0 Q0
5
4
1
32
30 29
39FFFH 8 37FFFH 2FFFFH 64 1FFFFH 64 0FFFFH 64 00000H 32
MX29F002T/B
25
A11 OE A10 CE
13 14 Q1 Q2 VSS
17 Q3 Q4 Q5
21 20 Q6
Q7
MX29F002T Sector Architecture
A17~A0 3FFFFH 64 2FFFFH 64 1FFFFH 0FFFFH 07FFFH 05FFFH 03FFFH 00000H 8 8 K-BYTE K-BYTE 64 32 K-BYTE K-BYTE K-BYTE K-BYTE
PIN DESCRIPTION
SYMBOL A0~A17 Q0~Q7 CE WE RESET OE VCC GND PIN NAME Address Input Data Input/Output Chip Enable Input Write Enable Input Hardware Reset Pin/Sector Protect Unlock Output Enable Input Power Supply Pin (+5V) Ground Pin
16 K-BYTE (BOOT SECTOR)
MX29F002B Sector Architecture
P/N: PM0547
REV. 0.9, DEC.09, 1998
2
INDEX
MX29F002/002N
BLOCK DIAGRAM
WRITE WE OE WP RESET CONTROL INPUT LOGIC HIGH VOLTAGE MACHINE (WSM) PROGRAM/ERASE STATE
X-DECODER
MX29F002 FLASH ARRAY ARRAY
ADDRESS LATCH A0~A17 AND BUFFER
STATE REGISTER
SENSE AMPLIFIER
Y-DECODER
Y-PASS GATE
SOURCE HV COMMAND DATA DECODER
PGM DATA HV COMMAND DATA LATCH
PROGRAM DATA LATCH
Q0-Q7
I/O BUFFER
P/N: PM0547
REV. 0.9, DEC.09, 1998
3
INDEX
MX29F002/002N
AUTOMATIC PROGRAMMING
The MX29F002T/B is byte programmable using the Automatic Programming algorithm. The Automatic Programming algorithm does not require the system to time out or verify the data programmed. The typical chip programming time of the MX29F002T/B at room temperature is less than 2 seconds.
AUTOMATIC ERASE ALGORITHM
MXIC's Automatic Erase algorithm requires the user to write commands to the command register using standard microprocessor write timings. The device will automatically pre-program and verify the entire array. Then the device automatically times the erase pulse width, verifies the erase, and counts the number of sequences. A status bit similar to DATA polling and status bit toggling between consecutive read cycles provides feedback to the user as to the status of the programming operation. Commands are written to the command register using standard microprocessor write timings. Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. During a system write cycle, addresses are latched on the falling edge, and data are latched on the rising edge of WE . MXIC's Flash technology combines years of EPROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MX29F002T/B electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection. During a program cycle, the state-machine will control the program sequences and command register will not respond to any command set. During a Sector Erase cycle, the command register will only respond to Erase Suspend command. After Erase Suspend is completed, the device stays in read mode. After the state machine has completed its task, it will allow the command register to respond to its full command set.
AUTOMATIC CHIP ERASE
Typical erasure at room temperature is accomplished in less than two second. The device is erased using the Automatic Erase algorithm. The Automatic Erase algorithm automatically programs the entire array prior to electrical erase. The timing and verification of electrical erase are internally controlled by the device.
AUTOMATIC BLOCK ERASE
The MX29F002T/B is block(s) erasable using MXIC's Auto Block Erase algorithm. Block erase modes allow blocks of the array to be erased in one erase cycle. The Automatic Block Erase algorithm automatically programs the specified block(s) prior to electrical erase. The timing and verification of electrical erase are internally controlled by the device.
AUTOMATIC PROGRAMMING ALGORITHM
MXIC's Automatic Programming algorithm requires the user to only write a program set-up commands include 2 unlock arite cycle and A0H and a program command (program data and address). The device automatically times the programming pulse width, verifies the program, and counts the number of sequences. A status bit similar to DATA polling and a status bit toggling between consecutive read cycles, provides feedback to the user as to the status of the programming operation.
P/N: PM0547
REV. 0.9, DEC.09, 1998
4
INDEX
MX29F002/002N
TABLE1. SOFTWARE COMMAND DEFINITIONS
Command Bus Cycle Reset/Read Reset/Read Read Silicon ID Sector Protect Verification Porgram Chip Erase Sector Erase Sector Erase Suspend Sector Erase Resume Unlock for sector protect/unprotect Note: 1. ADI = Address of Device identifier; A1=0,A0 =0 for manufacture code,A1=0, A0 =1 for device code (Refer to Table 3). DDI = Data of Device identifier : C2H for manufacture code, 00B0h/0034h for device code. X = X can be VIL or VIH RA=Address of memory location to be read. RD=Data to be read at location RA. 2. PA = Address of memory location to be programmed. PD = Data to be programmed at location PA. SA = Address to the sector to be erased. 3.The system should generate the following address patterns: 555H or 2AAH to Address A0~A10. Address bit A11~A17=X=Don't care for all address commands except for Program Address (PA) and Sector Address (SA). Write Sequence may be initiated with A11~A17 in either state. 4.For Sector Protect Verification Operation : If read out data is 01H, it means the sector has been protected. If read out data is 00H, it means the sector is still not being protected. 4 6 6 1 1 6 555H AAH 555H AAH 555H AAH XXXH B0H XXXH 30H 555H AAH 2AAH 55H 555H 80H 555H AAH 2AAH 55H 555H 20H 2AAH 55H 2AAH 55H 2AAH 55H 555H A0H 555H 555H 80H 80H 1 4 4 4 First Bus Cycle Addr Data Second Bus Cycle Addr Data Third Bus Cycle Addr Data Fourth Bus Cycle Addr Data Fifth Bus Cycle Addr Data Sixth Bus Cycle Addr Data
XXXH F0H 555H AAH 555H AAH 555H AAH 2AAH 55H 2AAH 55H 2AAH 55H 555H 555H 555H F0H 90H 90H RA ADI SA x02 PA RD DDI 00H 01H PD 2AAH 2AAH 55H 555H 10H 55H SA 30H
555H AAH 555H AAH
COMMAND DEFINITIONS
Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the device to the read mode. Table 1 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Either of the two reset command sequences will reset the device(when applicable).
P/N: PM0547
REV. 0.9, DEC.09, 1998
5
INDEX
MX29F002/002N
TABLE 2. MX29F002T/B BUS OPERATION
Pins Mode Read Silicon ID Manfacturer Code(1) Read Silicon ID Device Code(1) Read Standby Output Disable Write Sector Protect with 12V system(6) Chip Unprotect with 12V system(6) Verify Sector Protect with 12V system Sector Protect without 12V system (6) Chip Unprotect without 12V system (6) Verify Sector Protect/Unprotect without 12V system (7) Reset X X X X X X X HIGH Z L L H X H X H Code(5) L H L X X H H X L H L X X L H X L L H X H X VID(2) Code(5) L VID(2) L X X H VID(2) X L H L L L L X H H VID(2) H X H L L A0 X X A0 X A1 X X A1 X A6 X X A6 L A9 X X A9 VID(2) DOUT HIGH Z HIGH Z DIN(3) X L L H H L X VID(2) B0h/34h L L H L L X VID(2) C2H CE OE WE A0 A1 A6 A9 Q0~Q7
NOTES: 1. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 1. 2. VID is the Silicon-ID-Read high voltage, 11.5V to 12.5V. 3. Refer to Table 1 for valid Data-In during a write operation. 4. X can be VIL or VIH. 5. Code=00H means unprotected. Code=01H means protected. A17~A13=Sector address for sector protect. 6. Refer to sector protect/unprotect algorithm and waveform. Must issue "unlock for sector protect/unprotect" command before "sector protect/unprotect without 12V system" command. 7. The "verify sector protect/unprotect without 12V sysytem" is only following "Sector protect/unprotect without 12V system" command.
P/N: PM0547
REV. 0.9, DEC.09, 1998
6
INDEX
MX29F002/002N
READ/RESET COMMAND
The read or reset operation is initiated by writing the read/ reset command sequence into the command register. Microprocessor read cycles retrieve array data. The device remains enabled for reads until the command register contents are altered. If program-fail or erase-fail happen, the write of F0H will reset the device to abort the operation. A valid command must then be written to place the device in the desired state.
SET-UP AUTOMATIC CHIP/BLOCK ERASE COMMANDS
Chip erase is a six-bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command 80H. Two more "unlock" write cycles are then followed by the chip erase command 10H. The Automatic Chip Erase does not require the device to be entirely pre-programmed prior to executing the Automatic Chip Erase. Upon executing the Automatic Chip Erase, the device will automatically program and verify the entire memory for an all-zero data pattern. When the device is automatically verified to contain an all-zero pattern, a self-timed chip erase and verify begin. The erase and verify operations are completed when the data on Q7 is "1" at which time the device returns to the Read mode. The system is not required to provide any control or timing during these operations. When using the Automatic Chip Erase algorithm, note that the erase automatically terminates when adequate erase margin has been achieved for the memory array(no erase verify command is required). If the Erase operation was unsuccessful, the data on Q5 is "1"(see Table 4), indicating the erase operation exceed internal timing limit. The automatic erase begins on the rising edge of the last WE pulse in the command sequence and terminates when the data on Q7 is "1" and the data on Q6 stops toggling for two consecutive read cycles, at which time the device returns to the Read mode.
SILICON-ID-READ COMMAND
Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacturer and device codes must be accessible while the device resides in the target system. PROM programmers typically access signature codes by raising A9 to a high voltage. However, multiplexing high voltage onto address lines is not generally desired system design practice. The MX29F002T/B contains a Silicon-ID-Read operation to supplement traditional PROM programming methodology. The operation is initiated by writing the read silicon ID command sequence into the command register. Following the command write, a read cycle with A1=VIL, A0=VIL retrieves the manufacturer code of C2H. A read cycle with A1=VIL, A0=VIH returns the device code of B0h for MX29F002T, 34h for MX29F002B.
TABLE 3. EXPANDED SILICON ID CODE
Pins A0 A1 Q7 Q6 Q5 Q4 Q3 Q2 Q1 Q0 Code(Hex)Code
Manufacture code Device code for MX29F002T Device code for MX29F002B Sector Protection Verification
VIL VIL VIH VIL
1 1
1 0
0 1
0 1
0 0
0 0
1 0
0 0
C2H B0h
VIH VIL
0
0
1
1
0
1
0
0
34h
X X
VIH VIH
0 0
0 0
0 0
0 0
0 0
0 0
0 0
1 0
01H (Protected) 00H (Unprotected)
P/N: PM0547
REV. 0.9, DEC.09, 1998
7
INDEX
MX29F002/002N
SET-UP AUTOMATIC BLOCK ERASE COMMANDS
The Automatic Block Erase does not require the device to be entirely pre-programmed prior to executing the Automatic Set-up Block Erase command and Automatic Block Erase command. Upon executing the Automatic Block Erase command, the device will automatically program and verify the block(s) memory for an all-zero data pattern. The systemdoes not require to provide any control or timing during these operations. When the block(s) is automatically verified to contain an all-zero pattern, a self-timed block erase and verification begin. The erase and verification operations are complete when the data on Q7 is "1" and the data on Q6 stops toggling for two consecutive read cycles, at which time the device returns to the Read mode. The system does not required to provide any control or timing during these operations. When using the Automatic Block Erase algorithm, note that the erase automatically terminates when adequate erase margin has been achieved for the memory array (no erase verify command is required). Sector erase is a sixbus cycle operation. There are two "unlock" write cycles. These are followed by writing the set-up command-80H. Two more "unlock" write cycles are then followed by the sector erase command-30H. The sector address is latched on the falling edge of WE, while the command(data) is latched on the rising edge of WE. Block addresses
selected are loaded into internal register on the sixth falling edge of WE. Each successive block load cycle started by the falling edge of WE must begin within 30ms from the rising edge of the preceding WE. Otherwise, the loading period ends and internal auto block erase cycle starts. (Monitor Q3 to determine if the sector erase timer window is still open, see section Q3, Sector Erase Timer.) Any command other than Block Erase (30H) or Erase Suspend (BOH) during the time-out period resets the device to read mode.
ERASE SUSPEND
This command is only valid while the state machine is executing Automatic Block Erase operation, and therefore will only be responded during Automatic/Block Erase operation. Writing the Erase Suspend command during the Block Erase time-out immediately terminates the timeout period and suspends the erase operation. After this command has been executed, the command register will initiate erase suspend mode. The state machine will return to read mode automatically after suspend is ready. At this time, state machine only allows the command register to respond to the Read Memory Array, Erase Resume and Program commands. The system can determine the status of the program operation using the Q7 or Q6 status bits, just as in the standard program operation. After an erase-suspendend program operation is complete, the system can once again read array data within non-suspended blocks.
P/N: PM0547
REV. 0.9, DEC.09, 1998
8
INDEX
MX29F002/002N
Table 4. Write Operation Status
Q7 (Note 1) Auto Program Algorithm Q7 Auto Erase Algorithm 0 Auto Program Q7 Auto Sector/Chip Erase 0 Reading within Erase Suspended 1 Sector Reading within Non-Erase Data Suspended Sector Earse-Suspend-Program Q7 Mode Q6 Toggle Toggle Toggle Toggle No toggle Data Toggle Q5 (Note 2) 0 0 1 1 0 Data 0 Q3 N/A 1 0 0 N/A Data N/A Q2 (Note 1) No Toggle Toggle No Toggle N/A Toggle Data N/A
Standard Mode Exceed Time Limits Erase Suspend Mode
Note: 1. Q7 and Q2 require a valid address when reading status information. Refer to the appropriate subsection for further details. 2. Q5 switches to '1' when an Auto Program or Auto Erase operation has exceeded the maximum timing limits. See "Q5:Exceeded Timing Limits " for more information.
P/N: PM0547
REV. 0.9, DEC.09, 1998
9
INDEX
MX29F002/002N
ERASE RESUME
This command will cause the command register to clear the suspend state and return back to Sector Erase mode but only if an Erase Suspend command was previously issued. Erase Resume will not have any effect in all other conditions.Another Erase Suspend command can be written after the chip has resumed erasing.
While the Automatic Erase algorithm is in operation, Q7 will read "0" until the erase operation is competed. Upon completion of the erase operation, the data on Q7 will read "1". The Data Polling feature is valid after the rising edge of the secone WE pulse of two write pulse sequences. The Data Polling feature is active during Automatic Program/Erase algorithm or sector erase time-out.(see section Q3 Sector Erase Timer)
SET-UP AUTOMATIC COMMANDS
PROGRAM
Q6:Toggle BIT I
The MX29F002T/B features a "Toggle Bit" as a method to indicate to the host system that the Auto Program/Erase algorithms are either in progress or completed. During an Automatic Program or Erase algorithm operation, successive read cycles to any address cause Q6 to toggle. The system may use either OE or CE to control the read cycles. When the operation is complete, Q6 stops toggling. After an erase command sequence is written, if all sectors selected for erasing are protected, Q6 toggles and returns to reading array data. If not all selected sectors are protected, the Automatic Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. The system can use Q6 and Q2 together to determine whether a sector is actively erasing or is erase suspended. When the device is actively erasing (that is, the Automatic Erase algorithm is in progress), Q6 toggling. When the device enters the Erase Suspend mode, Q6 stops toggling. However, the system must also use Q2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use Q7(see the subsection on Q7:Data Polling). If a program address falls within a protected sector, Q6 toggles for approximately 2 us after the program command sequence is written, then returns to reading array data. Q6 also toggles during the erase-suspend-program mode, and stops toggling once the Automatic Program algorithm is complete. The Write Operation Status table shows the outputs for Toggle Bit I on Q6. Refer to the toggle bit algorithmg.
To initiate Automatic Program mode, a three-cycle command sequence is required. There are two "unlock" write cycles. These are followed by writing the Automatic Program command A0H. Once the Automatic Program command is initiated, the next WE pulse causes a transition to an active programming operation. Addresses are latched on the falling edge, and data are internally latched on the rising edge of the WE pulse. The rising edge of WE also begins the programming operation. The system does not require to provide further controls or timings. The device will automatically provide an adequate internally generated program pulse and verify margin. If the program opetation was unsuccessful, the data on Q5 is "1", indicating the program operation exceed internal timing limit. The automatic programming operation is completed when the data read on Q6 stops toggling for two consecutive read cycles and the data on Q7 and Q6 are equivalent to data written to these two bits, at which time the device returns to the Read mode(no program verify command is required).
WRITE OPERATION STATUS
DATA POLLING-Q7
The MX29F002T/B also features Data Polling as a method to indicate to the host system that the Automatic Program or Erase algorithms are either in progress or completed. While the Automatic Programming algorithm is in operation, an attempt to read the device will produce the complement data of the data last written to Q7. Upon completion of the Automatic Program Algorithm an attempt to read the device will produce the true data last written to Q7. The Data Polling feature is valid after the rising edge of the second WE pulse of the two write pulse sequences.
P/N: PM0547
REV. 0.9, DEC.09, 1998
10
INDEX
MX29F002/002N
Q2:Toggle Bit II
The "Toggle Bit II" on Q2, when used with Q6, indicates whether a particular sector is actively eraseing (that is, the Automatic Erase alorithm is in process), or whether that sector is erase-suspended. Toggle Bit I is valid after the rising edge of the final WE pulse in the command sequence. Q2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE or CE to control the read cycles.) But Q2 cannot distinguish whether the sector is actively erasing or is erase-suspended. Q6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sectors and mode information. Refer to Table 4 to compare outputs for Q2 and Q6.
described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation(top of the toggle bit algorithm flow chart).
Q5 Exceeded Timing Limits
Q5 will indicate if the program or erase time has exceeded the specified limits(internal pulse count). Under these conditions Q5 will produce a "1". This time-out condition which indicates that the program or erase cycle was not successfully completed. Data Polling and Toggle Bit are the only operating functions not of the device under this condition. If this time-out condition occurs during sector erase operation, it specifies that a particular sector is bad and it may not be reused. However, other sectors are still functional and may be used for the program or erase operation. The device must be reset to use other sectors. Write the Reset command sequence to the device, and then execute program or erase command sequence. This allows the system to continue to use the other active sectors in the device. If this time-out condition occurs during the chip erase operation, it specifies that the entire chip is bad or combination of sectors are bad. If this time-out condition occurs during the byte programming operation, it specifies that the entire sector containing that byte is bad and this sector maynot be reused, (other sectors are still functional and can be reused). The Q5 time-out condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Automatic Algorithm operation. Hence, the system never reads a valid data on Q7 bit and Q6 never stops toggling. Once the Device has exceeded timing limits, the Q5 bit will indicate a "1". Please note that this is not a device failure condition since the device was incorrectly used.
Reading Toggle Bits Q6/ Q2
Refer to the toggle bit algorithm for the following discussion. Whenever the system initially begins reading toggle bit status, it must read Q7-Q0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on Q7-Q0 on the following read cycle. However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of Q5 is high (see the section on Q5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as Q5 went high. If the toggle bit is no longer toggling, the device has successfuly completed the program or erase operation. If it is still toggling, the device did not complete the operation successfully, and the system must write the reset command to return to reading array data. The remaining scenario is that system initially determines that the toggle bit is toggling and Q5 has not gone high. The system may continue to monitor the toggle bit and Q5 through successive read cycles, determining the status as
P/N: PM0547
REV. 0.9, DEC.09, 1998
11
INDEX
MX29F002/002N
Q3 Sector Erase Timer
After the completion of the initial sector erase command sequence th sector erase time-out will begin. Q3 will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence. If Data Polling or the Toggle Bit indicates the device has been written with a valid erase command, Q3 may be used to determine if the sector erase timer window is still open. If Q3 is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit. If Q3 is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of Q3 prior to and following each subsequent sector erase command. If Q3 were high on the second status check, the command may not have been accepted.
LOGICAL INHIBIT
Writing is inhibited by holding any one of OE = VIL, CE = VIH or WE = VIH. To initiate a write cycle CE and WE must be a logical zero while OE is a logical one.
POWER SUPPLY DECOUPLING
In order to reduce power switching effect, each device should have a 0.1uF ceramic capacitor connected between its VCC and GND.
SECTOR PROTECTION WITH 12V SYSTEM
The MX29F002T/B features hardware sector protection. This feature will disable both program and erase operations for these sectors protected. To activate this mode, the programming equipment must force VID on address pin A9 and control pin OE, (suggest VID = 12V) A6 = VIL and CE = VIL.(see Table 2) Programming of the protection circuitry begins on the falling edge of the WE pulse and is terminated on the rising edge. Please refer to sector protect algorithm and waveform. To verify programming of the protection circuitry, the programming equipment must force VID on address pin A9 ( with CE and OE at VIL and WE at VIH. When A1=1, it will produce a logical "1" code at device output Q0 for a protected sector. Otherwise the device will produce 00H for the unprotected sector. In this mode, the addresses,except for A1, are in "don't care" state. Address locations with A1 = VIL are reserved to read manufacturer and device codes.(Read Silicon ID) It is also possible to determine if the sector is protected in the system by writing a Read Silicon ID command. Performing a read operation with A1=VIH, it will produce a logical "1" at Q0 for the protected sector.
DATA PROTECTION
The MX29F002T/B is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transition. During power up the device automatically resets the state machine in the Read mode. In addition, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific command sequences. The device also incorporates several features to prevent inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.
WRITE PULSE "GLITCH" PROTECTION
Noise pulses of less than 5ns(typical) on CE or WE will not initiate a write cycle.
P/N: PM0547
REV. 0.9, DEC.09, 1998
12
INDEX
MX29F002/002N
CHIP UNPROTECT WITH 12V SYSTEM
The MX29F002T/B also features the chip unprotect mode, so that all sectors are unprotected after chip unprotect is completed to incorporate any changes in the code. It is recommended to protect all sectors before activating chip unprotect mode. To activate this mode, the programming equipment must force VID on control pin OE and address pin A9. The CE pins must be set at VIL. Pins A6 must be set to VIH.(see Table 2) Refer to chip unprotect algorithm and waveform for the chip unprotect algorithm. The unprotection mechanism begins on the falling edge of the WE pulse and is terminated on the rising edge. It is also possible to determine if the chip is unprotected in the system by writing the Read Silicon ID command. Performing a read operation with A1=VIH, it will produce 00H at data outputs(Q0-Q7) for an unprotected sector. It is noted that all sectors are unprotected after the chip unprotect algorithm is completed.
ABSOLUTE MAXIMUM RATINGS
RATING Ambient Operating Temperature Storage Temperature Applied Input Voltage Applied Output Voltage VCC to Ground Potential A9 VALUE 0oC to 70oC -65oC to 125oC -0.5V to 7.0V -0.5V to 7.0V -0.5V to 7.0V -0.5V to 13.5V
NOTICE: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability. NOTICE: Specifications contained within the following tables are subject to change.
SECTOR PROTECTION WITHOUT 12V SYSTEM
The MX29F002T/B also feature a hardware sector protection method in a system without 12V power suppply. The programming equipment do not need to supply 12 volts to protect sectors. The details are shown in sector protect algorithm and waveform.
CHIP UNPROTECT WITHOUT 12V SYSTEM
The MX29F002T/B also feature a hardware chip unprotection method in a system without 12V power supply. The programming equipment do not need to supply 12 volts to unprotect all sectors. The details are shown in chip unprotect algorithm and waveform.
POWER-UP SEQUENCE
The MX29F002T/B powers up in the Read only mode. In addition, the memory contents may only be altered after successful completion of a two-step command sequence. Vpp and Vcc power up sequence is not required.
P/N: PM0547
REV. 0.9, DEC.09, 1998
13
INDEX
MX29F002/002N
CAPACITANCE TA = 25oC, f = 1.0 MHz
SYMBOL CIN COUT PARAMETER Input Capacitance Output Capacitance MIN. TYP MAX. 8 12 UNIT pF pF CONDITIONS VIN = 0V VOUT = 0V
READ OPERATION
DC CHARACTERISTICS TA = 0oC TO 70oC, VCC = 5V 10%
SYMBOL ILI ILO ISB1 ISB2 ICC1 ICC2 VIL VIH VOL VOH Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage 2.4 -0.3(NOTE 1) 2.0 Operating VCC current PARAMETER Input Leakage Current Output Leakage Current Standby VCC current 1 MIN. TYP MAX. 1 10 1 100 50 70 0.8 VCC + 0.3 0.45 UNIT mA mA mA mA mA mA V V V V IOL = 2.1mA IOH = -2mA CONDITIONS VIN = GND to VCC VOUT = GND to VCC CE = VIH CE = VCC + 0.3V IOUT = 0mA, f=1MHz IOUT = 0mA, f=10MHz
NOTES: 1. VIL min. = -1.0V for pulse width is equal to or less than 50 ns. VIL min. = -2.0V for pulse width is equal to or less than 20 ns. 2. VIH max. = VCC + 1.5V for pulse width is equal to or less than 20 ns If VIH is over the specified maximum value, read operation cannot be guaranteed.
AC CHARACTERISTICS TA = 0oC to 70oC, VCC = 5V 10%
29F002T/B-70 SYMBOL tACC tCE tOE tDF tOH PARAMETER Address to Output Delay CE to Output Delay OE to Output Delay OE High to Output Float (Note1) Address to Output hold 0 0 MIN. MAX. 70 70 30 20 0 0 29F002T/B-90 29F002T/B-12 MIN. MAX. 90 90 40 30 0 0 MIN. MAX. UNIT 120 120 50 30 ns ns ns ns ns CONDITIONS CE=OE=VIL OE=VIL CE=VIL CE=VIL CE=OE=VIL
TEST CONDITIONS:
NOTE: * Input pulse levels: 0.45V/2.4V * Input rise and fall times: is equal to or less than 10ns * Output load: 1 TTL gate + 35pF (Including scope and jig) * Reference levels for measuring timing: 0.8V, 2.0V 1. tDF is defined as the time at which the output achieves the open circuit condition and data is no longer driven.
P/N: PM0547
REV. 0.9, DEC.09, 1998
14
INDEX
MX29F002/002N
READ TIMING WAVEFORMS
VIH
A0~17
VIL
ADD Valid
tCE VIH
CE
VIL
WE
VIH VIL VIH VIL tACC tOH tOE tDF
OE
DATA Q0~7
VOH VOL
HIGH Z
DATA Valid
HIGH Z
COMMAND PROGRAMMING/DATA PROGRAMMING/ERASE OPERATION
DC CHARACTERISTICS TA = 0oC to 70oC, VCC = 5V 10%
SYMBOL ICC1 (Read) ICC2 ICC3 (Program) ICC4 (Erase) ICCES VCC Erase Suspend Current 2 PARAMETER Operating VCC Current MIN. TYP MAX. 30 50 50 50 UNIT mA mA mA mA mA CONDITIONS IOUT=0mA, f=1MHz IOUT=0mA, F=10MHz In Programming In Erase CE=VIH, Erase Suspended
NOTES: 1. VIL min. = -0.6V for pulse width is equal to or less than 20ns. 2. If VIH is over the specified maximum value, programming operation cannot be guranteed. 3. ICCES is specified with the device de-selected. If the device is read during erase suspend mode, current draw is the sum of ICCES and ICC1 or ICC2. 4. All current are in RMS unless otherwise noted.
P/N: PM0547
REV. 0.9, DEC.09, 1998
15
INDEX
MX29F002/002N
AC CHARACTERISTICS TA = 0oC to 70oC, VCC = 5V 10%
29F002T/B-70 29F002T/B-90 29F002T/B-12 SYMBOL
tOES tCWC tCEP tCEPH1 tCEPH2 tAS tAH tDS tDH tCESC tDF tAETC tAETB tAVT
PARAMETER
OE setup time Command programming cycle WE programming pulse width WE programming pluse width High WE programming pluse width High Address setup time Address hold time Data setup time Data hold time CE setup time before command write Output disable time (Note 1) Total erase time in auto chip erase Total erase time in auto block erase Total programming time in auto verify (Byte Program time)
MIN.
50 70 35 20 20 0 45 30 0 0
MAX. MIN.
50 90 45 20 20 0 45 45 0 0 30
MAX. MIN.
50 120 50 20 20 0 50 50 0 0 40
MAX. UNIT CONDITIONS
ns ns ns ns ns ns ns ns ns ns 40 ns s s us
2(TYP.) 1(TYP.) 7
2(TYP.) 1(TYP.) 7
2(TYP.) 1(TYP.) 7
tBAL tCH tCS tVLHT tOESP tWPP1 tWPP2
Block address load time CE Hold Time CE setup to WE going low Voltge Transition Time OE Setup Time to WE Active Write pulse width for sector protect Write pulse width for sector unprotect
80 0 0 4 4 10 12
80 0 0 4 4 10 12
80 0 0 4 4 10 12
us ns ns us us us ms
NOTES: 1. tDF defined as the time at which the output achieves the open circuit condition and data is no longer driven.
P/N: PM0547
REV. 0.9, DEC.09, 1998
16
INDEX
MX29F002/002N
SWITCHING TEST CIRCUITS
DEVICE UNDER TEST
1.6K ohm +5V
CL
1.2K ohm
DIODES=IN3064 OR EQUIVALENT
CL=100pF Including jig capacitance
SWITCHING TEST WAVEFORMS
2.4V
2.0V
2.0V
TEST POINTS
0.8V
0.45V INPUT
0.8V OUTPUT
AC TESTING: Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0". Input pulse rise and fall times are equal to or less than 20ns.
P/N: PM0547
REV. 0.9, DEC.09, 1998
17
INDEX
MX29F002/002N
COMMAND WRITE TIMING WAVEFORM
VCC
5V
ADD A0~17
VIH
ADD Valid
VIL tAS tAH
WE
VIH VIL tOES tCEPH1 tCWC
tCEP
CE
VIH VIL tCS tCH
OE
VIH VIL VIH tDS tDH
DATA Q0-7
DIN
VIL
P/N: PM0547
REV. 0.9, DEC.09, 1998
18
INDEX
MX29F002/002N
AUTOMATIC PROGRAMMING TIMING WAVEFORM
One byte data is programmed. Verify in fast algorithm and additional programming by external control are not required because these operations are executed automatically by internal control circuit. Programming completion can be verified by DATA polling and toggle bit checking after automatic verification starts. Device outputs DATA during programming and DATA after programming on Q7.(Q6 is for toggle bit; see toggle bit, DATA polling, timing waveform)
AUTOMATIC PROGRAMMING TIMING WAVEFORM
Vcc 5V
A11~A17
ADD Valid
A0~A10 WE
555H
2AAH
555H
ADD Valid
tAS tAH
tCWC tCEPH1 tAVT tCESC
CE tCEP OE tDS Q0~Q1 ,Q4(Note 1) Q7
Command In Command #AAH Command In Command #55H Command In Command #A0H Data In
tDH
Command In Command In Data In DATA
tDF
Command In
DATA polling
DATA DATA
(Q0~Q7) Notes: (1). Q6:Toggle bit, Q5:Tin=Timing-limit bit, Q3: Time-out bit, Q2:Toggle bit
tOE
P/N: PM0547
REV. 0.9, DEC.09, 1998
19
INDEX
MX29F002/002N
AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART
START
Write Data AAH Address 555H
Write Data 55H Address 2AAH
Write Data A0H Address 555H
Write Program Data/Address
Toggle Bit Checking Q6 not Toggled YES
NO
Invalid Command
NO Verify Byte Ok YES NO Auto Program Completed Q5 = 1 YES
Reset
Auto Program Exceed Timing Limit
P/N: PM0547
REV. 0.9, DEC.09, 1998
20
INDEX
MX29F002/002N
TOGGLE BIT ALGORITHM
START
Read Q7~Q0
Read Q7~Q0
(Note 1)
Toggle Bit Q6 =Toggle? YES
NO
NO Q5=1?
YES Read Q7~Q0 Twice (Note 1,2)
Toggle Bit Q6 =Toggle? YES Program/Erase Operation Not Complete, Write Reset Command
Program/Erase Operation Complete
Note: 1. Read toggle bit Q6 twice to determine whether or not it is toggle. See test. 2. Recheck toggle bit Q6 because it may stop toggling as Q5 changes to "1". See test.
P/N: PM0547
REV. 0.9, DEC.09, 1998
21
INDEX
MX29F002/002N
AUTOMATIC WAVEFORM
CHIP
ERASE
TIMING
DATA polling and toggle bit checking after automatic erase starts. Device outputs 0 during erasure and 1 after erasure on Q7.(Q6 is for toggle bit; see toggle bit, DATA polling, timing waveform)
All data in chip are erased. External erase verify is not required because data is erased automatically by internal control circuit. Erasure completion can be verified by
AUTOMATIC CHIP ERASE TIMING WAVEFORM
Vcc 5V
A11~A17
A0~A10 WE
555H
2AAH
555H
555H
2AAH
555H
tAS tAH
tCWC tCEPH1 tAETC tCESC
CE tCEP OE tDS tDH Q0~Q1 ,Q4(Note 1) Q7
Command In Command #AAH Command In Command #55H Command In Command #80H Command In Command #AAH Command In Command #55H Command In Command #10H Command In Command In Command In Command In Command In Command In
tDF
DATA polling
(Q0~Q7)
Notes: (1). Q6:Toggle bit, Q5:Timing-limit bit, Q3: Time-out bit, Q2:Toggle bit
P/N: PM0547
REV. 0.9, DEC.09, 1998
22
INDEX
MX29F002/002N
AUTOMATIC CHIP ERASE ALGORITHM FLOWCHART
START
Write Data AAH Address 555H
Write Data 55H Address 2AAH
Write Data 80H Address 555H
Write Data AAH Address 555H
Write Data 55H Address 2AAH
Write Data 10H Address 555H
Toggle Bit Checking Q6 not Toggled YES
NO
Invalid Command
NO
DATA Polling Q7 = 1 YES NO Q5 = 1
Auto Chip Erase Completed
YES Reset
Auto Chip Erase Exceed Timing Limit
P/N: PM0547
REV. 0.9, DEC.09, 1998
23
INDEX
MX29F002/002N
AUTOMATIC BLOCK ERASE TIMING WAVEFORM
Block data indicated by A13 to A17 are erased. External erase verification is not required because data are erased automatically by internal control circuit. Erasure completion can be verified by DATA polling and toggle bit checking after automatic erase starts. Device outputs 0 during erasure and 1 after erasure on Q7.(Q6 is for toggle bit; see toggle bit, DATA polling, timing waveform)
AUTOMATIC BLOCK ERASE TIMING WAVEFORM
Vcc 5V
A13~A17
Block Address 0
Block Address 1
Block Address N
A0~A10 WE
555H
2AAH
555H
555H
2AAH
tAS tAH
tCWC tCEPH1 tCEPH2 tBAL tAETB tCESC
CE tCEP OE tDS tDH Q0~Q1, Q4(Note 1) Q7
Command In Command #AAH Command In Command #55H Command In Command #80H Command In Command #AAH Command In Command #55H Command In Command #30H Command In Command #30H Command In Command #30H Command In Command In Command In Command In Command In Command In Command In Command In
tDF
DATA polling
(Q0~Q7) Notes: (1). Q6:Toggle bit, Q5:Timing-limit bit, Q3:Time-out bit, Q2:Toggle
P/N: PM0547
REV. 0.9, DEC.09, 1998
24
INDEX
MX29F002/002N
AUTOMATIC BLOCK ERASE ALGORITHM FLOWCHART
START
Write Data AAH Address 555H
Write Data 55H Address 2AAH
Write Data 80H Address 555H
Write Data AAH Address 555H
Write Data 55H Address 2AAH
Write Data 30H Sector Address
NO Toggle Bit Checking Q6 Toggled ? Invalid Command
YES Load Other Sector Addrss If Necessary (Load Other Sector Address)
Last Block to Erase YES
NO
Time-out Bit Checking Q3=1 ?
NO
YES NO
Toggle Bit Checking Q6 not Toggled YES
NO DATA Polling Q7 = 1 Q5 = 1
YES Reset Auto Block Erase Completed
Auto Block Erase Exceed Timing Limit
P/N: PM0547
REV. 0.9, DEC.09, 1998
25
INDEX
MX29F002/002N
ERASE SUSPEND/ERASE RESUME FLOWCHART
START
Write Data B0H
NO Toggle Bit checking Q6 not toggled YES Read Array or Program
Reading or Programming End YES Write Data 30H
NO
Continue Erase
Another Erase Suspend ? YES
NO
P/N: PM0547
REV. 0.9, DEC.09, 1998
26
INDEX
MX29F002/002N
TIMING WAVEFORM FOR SECTOR PROTECTION FOR SYSTEM WITH 12V
A1
A6
12V 5V A9
tVLHT Verify
12V 5V OE
tVLHT tWPP 1 tVLHT
WE
tOESP
CE
Data
tOE
01H
A17-A13
Sector Address
TIMING WAVEFORM FOR CHIP UNPROTECTION FOR SYSTEM WITH 12V
A1
12V 5V A9
tVLHT
A6
Verify
12V 5V OE
tVLHT tWPP 2 tVLHT
WE
tOESP
CE
Data
tOE
00H
A17-A13
Sector Address
P/N: PM0547
REV. 0.9, DEC.09, 1998
27
INDEX
MX29F002/002N
SECTOR PROTECTION ALGORITHM FOR SYSTEM WITH 12V
START
Set Up Sector Addr (A17,A16,A15,A14,A13)
PLSCNT=1
OE=VID,A9=VID,CE=VIL A6=VIL
Activate WE Pulse
Time Out 10us
Set WE=VIH, CE=OE=VIL A9 should remain VID
No
Read from Sector Addr=SA, A1=1
PLSCNT=32?
No
Data=01H?
Yes Device Failed
Protect Another Sector?
Yes
Remove VID from A9 Write Reset Command
Sector Protection Complete
P/N: PM0547
REV. 0.9, DEC.09, 1998
28
INDEX
MX29F002/002N
CHIP UNPROTECTION ALGORITHM FOR SYSTEM WITH 12V
START
Protect All Sectors
PLSCNT=1
Set OE=A9=VID CE=VIL,A6=1
Activate WE Pulse
Time Out 12ms
Increment PLSCNT
Set OE=CE=VIL A9=VID,A1=1
Set Up First Sector Addr
Read Data from Device No
Increment Sector Addr
Data=00H?
No PLSCNT=1000?
Yes No
Yes Device Failed
All sectors have been verified? Yes Remove VID from A9 Write Reset Command
Chip Unprotect Complete
* It is recommended before unprotect the whole chip, all sectors should be protected in advance.
P/N: PM0547
REV. 0.9, DEC.09, 1998
29
INDEX
MX29F002/002N
TIMING WAVEFORM FOR SECTOR PROTECTION FOR SYSTEM WITHOUT 12V
A1
A6
5V A9
Q6 Toggle bit polling Verify
5V OE
tCEP
WE
* See the following Note!
CE
Data
Don't care tOE
01H
A17-A13
Sector Address
Note: Must issue "unlock for sector protect/unprotect" command before sector protection for a system without 12V provided.
TIMING WAVEFORM FOR CHIP UNPROTECTION FOR SYSTEM WITHOUT 12V
A1
5V A9
A6
Q6 Toggle bit polling
Verify
5V OE
tCEP
WE
* See the following Note!
CE
Data
Don't care tOE
00H
A17-A13
Sector Addresss
Note: Must issue "unlock for sector protect/unprotect" command before sector unprotection for a system without 12V provided.
P/N: PM0547
REV. 0.9, DEC.09, 1998
30
INDEX
MX29F002/002N
SECTOR PROTECTION ALGORITHM FOR SYSTEM WITHOUT 12V
START
PLSCNT=1
Write "unlock for sector protect/unprotect" Command(Table1)
Set Up Sector Addr (A17,A16,A15,A14,A13)
OE=VIH,A9=VIH CE=VIL,A6=VIL
Activate WE Pulse to start Data don't care
Toggle bit checking Q6 not Toggled Yes Increment PLSCNT Set CE=OE=VIL A9=VIH
No
No
Read from Sector Addr=SA, A1=1
No PLSCNT=32?
Data=01H?
Yes Device Failed
Yes Yes
Protect Another Sector? No Write Reset Command
Sector Protection Complete
P/N: PM0547
REV. 0.9, DEC.09, 1998
31
INDEX
MX29F002/002N
CHIP UNPROTECTION ALGORITHM FOR SYSTEM WITHOUT 12V
START
Protect All Sectors
PLSCNT=1
Write "unlock for sector protect/unprotect" Command (Table 1)
Set OE=A9=VIH CE=VIL,A6=1
Activate WE Pulse to start Data don't care
No
Toggle bit checking Q6 not Toggled Yes Set OE=CE=VIL A9=VIH,A1=1
Increment PLSCNT
Set Up First Sector Addr
Read Data from Device No
Increment Sector Addr
Data=00H?
No PLSCNT=1000?
Yes No
Yes Device Failed
All sectors have been verified? Yes Write Reset Command
Chip Unprotect Complete
* It is recommended before unprotect the whole chip, all sectors should be protected in advance.
P/N: PM0547
REV. 0.9, DEC.09, 1998
32
INDEX
MX29F002/002N
ID CODE READ TIMING WAVEFORM MODE
VCC
5V VID VIH VIL
ADD A9
tACC
tACC
A1
VIH VIL
ADD A2-A8 A10-A17 CE
VIH VIL
VIH VIL
WE
VIH VIL
tCE
OE
VIH VIL
tOE tDF tOH tOH
VIH
DATA Q0-Q7
DATA OUT
VIL
DATA OUT B0h/34h
C2H
P/N: PM0547
REV. 0.9, DEC.09, 1998
33
INDEX
MX29F002/002N
ORDERING INFORMATION
PLASTIC PACKAGE
PART NO. ACCESS TIME (ns) MX29F002TPC-70 MX29F002TPC-90 MX29F002TPC-12 MX29F002TTC-70 70 90 120 70 OPERATING CURRENT MAX.(mA) 30 30 30 30 STANDBY CURRENT MAX.(uA) 1 1 1 1 32 Pin PDIP 32 Pin PDIP 32 Pin PDIP 32 Pin TSOP (Normal Type) MX29F002TTC-90 90 30 1 32 Pin TSOP (Normal Type) MX29F002TTC-12 120 30 1 32 Pin TSOP (Normal Type) MX29F002TQC-70 70 MX29F002TQC-90 90 MX29F002TQC-12 120 MX29F002BPC-70 MX29F002BPC-90 MX29F002BPC-12 MX29F002BTC-70 70 90 120 70 30 30 30 30 30 30 30 1 1 1 1 1 1 1 32 Pin PLCC 32 Pin PLCC 32 Pin PLCC 32 Pin PDIP 32 Pin PDIP 32 Pin PDIP 32 Pin TSOP (Normal Type) MX29F002BTC-90 90 30 1 32 Pin TSOP (Normal Type) MX29F002BTC-12 120 30 1 32 Pin TSOP (Normal Type) MX29F002BQC-70 70 MX29F002BQC-90 90 MX29F002BQC-12 120 30 30 30 1 1 1 32 Pin PLCC 32 Pin PLCC 32 Pin PLCC PACKAGE
P/N: PM0547
REV. 0.9, DEC.09, 1998
34
INDEX
MX29F002/002N
ORDERING INFORMATION
PLASTIC PACKAGE
PART NO. ACCESS TIME (ns) MX29F002NPC-70 70 MX29F002NPC-90 90 MX29F002NPC-12 120 MX29F002NTTC-70 70 MX29F002NTTC-90 90 MX29F002NTTC-12 120 MX29F002NTQC-70 70 MX29F002NTQC-90 90 MX29F002NTQC-12 120 MX29F002NBPC-70 70 MX29F002NBPC-90 90 MX29F002NBPC-12 120 MX29F002NBTC-70 70 MX29F002NBTC-90 90 MX29F002NBTC-12 120 MX29F002NBQC-70 70 MX29F002NBQC-90 90 MX29F002NBQC-12 120 OPERATING CURRENT MAX.(mA) 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 30 STANDBY CURRENT MAX.(uA) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 32 Pin PDIP 32 Pin PDIP 32 Pin PDIP 32 Pin TSOP (Normal Type) 32 Pin TSOP (Normal Type) 32 Pin TSOP (Normal Type) 32 Pin PLCC 32 Pin PLCC 32 Pin PLCC 32 Pin PDIP 32 Pin PDIP 32 Pin PDIP 32 Pin TSOP (Normal Type) 32 Pin TSOP (Normal Type) 32 Pin TSOP (Normal Type) 32 Pin PLCC 32 Pin PLCC 32 Pin PLCC PACKAGE
P/N: PM0547
REV. 0.9, DEC.09, 1998
35
INDEX
MX29F002/002N
PACKAGE INFORMATION
32-PIN PLASTIC DIP
ITEM A B C D E F G H I J K L M MILLIMETERS 42.13 max. 1.90 [REF] 2.54 [TP] .46 [Typ.] 38.07 1.27 [Typ.] 3.30 .25 .51 [REF] 3.94 .25 5.33 max. 15.22 .25 13.97 .25 .25 [Typ.] INCHES 1.660 max. .075 [REF] .100 [TP] .050 [Typ.] 1.500 .050 [Typ.] .130 .010 .020 [REF] 1.55 .010 .210 max. .600 .101 .550 .010 .010 [Typ.]
F D E C B M 0~15 I H J G 1 A 16 K L 32 17
NOTE: Each lead certerline is located within .25mm[.01 inch] of its true position [TP] at a maximum at maximum material condition.
32-PIN PLASTIC LEADED CHIP CARRIER (PLCC)
A
ITEM A B C D E F G H I J K L
MILLIMETERS 12.44 .13 11.50 .13 14.04 .13 14.98 .13 1.93 3.30 .25 2.03 .13 .51 .13 1.27 [Typ.] .71 [REF] .46 [REF] 10.40/12.94 (W) (L)
INCHES .490 .005 .453 .005 .553 .005 .590 .005 .076 .130 .010 .080 .005 .020 .005 .050 [Typ.] .028 [REF] .018 [REF] .410/.510 (W) (L) .035R .010[Typ.]
F G 13 14 9 5 4
B 1
32
30 29
25
C
D
21 20 E N
17
M N
.89R .25[Typ.]
NOTE: Each lead certerline is located within .25mm[.01 inch] of its true position [TP] at a maximum at maximum material condition.
H I K L M J
P/N: PM0547
REV. 0.9, DEC.09, 1998
36
INDEX
MX29F002/002N
32-PIN PLASTIC TSOP
ITEM A B C D E F G H I J K L M N
MILLIMETERS 20.0 .20 18.40 .10 8.20 max. 0.15 [Typ.] .80 [Typ.] .20 .10 .30 .10 .50 [Typ.] .45 max. 0 ~ .20 1.00 .10 1.27 max. .50 0 ~5
INCHES .078 .006 .724 .004 .323 max. .006 [Typ.] .031 [Typ.] .008 .004 .012 .004 .020 [Typ.] .018 max. 0 ~ .008 .039 .004 .050 max. .020 .500
D E F G H I J K L N M C A B
NOTE: Each lead certerline is located within .25mm[.01 inch] of its true position [TP] at a maximum at maximum material condition.
P/N: PM0547
REV. 0.9, DEC.09, 1998
37
INDEX
MX29F002/002N
REVISION HISTORY
Revision
0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9
Description
Device codes are revised to 00B0h/0034h compatible with AMD's The feature of sector unprotect is revised to chip unprotect Device ID codes are revised to B0h/34h compatible with AMD's Sector Protect Verification is added on the software command table Modify the block diagram Modify the Q3 Status into "0" for Exceeded Time Limits in Write Operation Status table Change IOH value at DC CHARACTERISTICS Change resistance value at SWITCHING TEST CIRCUITS To correct typing error
Page
Date
JUN/29/1998 JUL/07/1998 JUL/29/1998 AUG/18/1998 AUG/28/1998 SEP/10/1998 NOV/10/1998 DEC/09/1998
P8 P14 P17 P8,23,28 31,32
P/N: PM0547
REV. 0.9, DEC.09, 1998
38
INDEX
MX29F002/00N
MACRONIX INTERNATIONAL CO., LTD.
HEADQUARTERS:
TEL:+886-3-578-8888 FAX:+886-3-578-8887
EUROPE OFFICE:
TEL:+32-2-456-8020 FAX:+32-2-456-8021
JAPAN OFFICE:
TEL:+81-44-246-9100 FAX:+81-44-246-9105
SINGAPORE OFFICE:
TEL:+65-747-2309 FAX:+65-748-4090
TAIPEI OFFICE:
TEL:+886-3-509-3300 FAX:+886-3-509-2200
MACRONIX AMERICA, INC.
TEL:+1-408-453-8088 FAX:+1-408-453-8488
CHICAGO OFFICE:
TEL:+1-847-963-1900 FAX:+1-847-963-1909
http : //www.macronix.com
MACRONIX INTERNATIONAL CO., LTD. reserves the rignt to change product and specifications without notice.
39

▲Up To Search▲

Price & Availability of MX29F002002N

	To Download MX29F002002N Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .