View 5429FCT52ATD_73337.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

FAST CMOS OCTAL REGISTERED TRANSCEIVERS
Integrated Device Technology, Inc.
IDT29FCT52AT/BT/CT/DT IDT29FCT2052AT/BT/CT IDT29FCT53AT/BT/CT
FEATURES:
* Common features: - Low input and output leakage 1A (max.) - CMOS power levels - True TTL input and output compatibility - VOH = 3.3V (typ.) - VOL = 0.3V (typ.) - Meets or exceeds JEDEC standard 18 specifications - Product available in Radiation Tolerant and Radiation Enhanced versions - Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked) - Available in DIP, SOIC, SSOP, QSOP, CERPACK and LCC packages * Features for 29FCT52/29FCT53T: - A, B, C and D speed grades - High drive outputs (-15mA IOH, 64mA IOL) - Power off disable outputs permit "live insertion" * Features for 29FCT2052T: - A, B and C speed grades - Resistor outputs (-15mA IOH, 12mA IOL Com.) (-12mA IOH, 12mA IOL Mil.) - Reduced system switching noise
DESCRIPTION:
The IDT29FCT52AT/BT/CT/DT and IDT29FCT53AT/BT/ CT are 8-bit registered transceivers built using an advanced dual metal CMOS technology. Two 8-bit back-to-back registers store data flowing in both directions between two bidirectional buses. Separate clock, clock enable and 3-state output enable signals are provided for each register. Both A outputs and B outputs are guaranteed to sink 64mA. The IDT29FCT52AT/BT/CT/DT and IDT29FCT2052AT/BT/ CT are non-inverting options of the IDT29FCT53AT/BT/CT. The IDT29FCT2052AT/BT/CT has balanced drive outputs with current limiting resistors. This offers low ground bounce, minimal undershoot and controlled output fall times-reducing the need for external series terminating resistors. The IDT29FCT2052T part is a plug-in replacement for IDT29FCT52T part.
FUNCTIONAL BLOCK DIAGRAM(1)
CPA CEA A0 A1 A2 A3 A4 A5 A6 A7 D0 CE CP Q0 D1 D2 Q1 Q2 OEB B0 B1 B2 B3 B4 B5 B6 B7
D3 Q3 A Reg. Q4 D4 D5 D6 D7 Q5 Q6 Q7
Q0 Q1 Q2
D0 D1 D2
Q3 D3 B Reg. D4 Q4 Q5 Q6 OEA D5 D6
Q7 CE CP D7
NOTE: 1. IDT29FCT52T/IDT29FCT2052T function is shown. IDT29FCT53T is the inverting option.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
CPB CEB
2629 drw 01
MILITARY AND COMMERCIAL TEMPERATURE RANGES
(c)1995 Integrated Device Technology, Inc.
JUNE 1995
DSC-4224/5
6.1
1
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CT FAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN CONFIGURATIONS
INDEX
B7 B6 B5 B4 B3 B2 B1 B0 OEB CPA CEA GND
1 2 3 4 5 6 7 8 9 10 11 12 24 23 22
P24-1 D24-1 SO24-2 SO24-7* SO24-8* & E24-1
21 20 19 18 17 16 15 14 13
CPA CEA GND NC CEB CPB OEA
Vcc A7 A6 A5 A4 A3 A2 A1 A0 OEA CPB CEB
2629 drw 02
B4 B3 B2 NC B1 B0 OEB
B5 B6 B7 NC Vcc A7 A6
4 5 6 7 8 9 10 3 2 1 28 27 26 25 24 23
L28-1
22 21 20
11 19 12 13 14 15 16 17 18
A5 A4 A3 NC A2 A1 A0
2629 drw 03
DIP/SOIC/SSOP/QSOP/CERPACK TOP VIEW
* For 29FCT52/29FCT2052AT/BT/CT only
LCC TOP VIEW
PIN DESCRIPTION
Name A0-7 B0-7 CPA I/O I/O I/O I I I I I I Description Eight bidirectional lines carrying the A Register inputs or B Register outputs. Eight bidirectional lines carrying the B Register inputs or A Register outputs. Clock for the A Register. When CEA is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. Clock Enable for the A Register. When CEA is LOW, data is entered into the A Register on the LOW-to-HIGH transition of the CPA signal. When CEA is HIGH, the A Register holds its contents, regardless of CPA signal transitions.
CEA OEB
CPB
Output Enable for the A Register. When OEB is LOW, the A Register outputs are enabled onto the B0-7 lines. When OEB is HIGH, the B0-7 outputs are in the high-impedance state. Clock for the B Register. When CEB is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal.
CEB OEA
Clock Enable for the B Register. When CEB is LOW, data is entered into the B Register on the LOW-to-HIGH transition of the CPB signal. When CEB is HIGH, the B Register holds its contents, regardless of CPB signal transitions. Output Enable for the B Register. When OEA is LOW, the B Register outputs are enabled onto the A0-7 lines. OEA is HIGH, the A0-7 outputs are in the high-impedance state. When
2629 tbl 01
6.1
2
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CT FAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
REGISTER FUNCTION TABLE(1)
(Applies to A or B Register)
D X L H Inputs CP X
OUTPUT CONTROL(1)
Internal Y-Outputs 52/2052 Z L H 53 Z H L
2629 tbl 03
CE
H L L
Internal Q NC L H
Function Hold Data Load Data
2629 tbl 02
OE
H L L
Q X L H
Function Disable Outputs Enable Outputs
NOTE: 1. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care NC = No Change = LOW-to-HIGH Transition
NOTE: 1. H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care Z = High Impedance
ABSOLUTE MAXIMUM RATINGS(1)
Symbol Rating Commercial VTERM(2) Terminal Voltage -0.5 to +7.0 with Respect to GND VTERM(3) Terminal Voltage -0.5 to with Respect to VCC +0.5 GND TA Operating 0 to +70 Temperature TBIAS Temperature -55 to +125 Under Bias TSTG Storage -55 to +125 Temperature PT Power Dissipation 0.5 IOUT DC Output Current -60 to +120 Military -0.5 to +7.0 Unit V
CAPACITANCE (TA = +25C, f = 1.0MHz)
Symbol Parameter(1) CIN Input Capacitance COUT Output Capacitance Conditions VIN = 0V VOUT = 0V Typ. 6 8 Max. Unit 10 pF 12
pF
2640 lnk 05
-0.5 to VCC +0.5 -55 to +125 -65 to +135 -65 to +150 0.5 -60 to +120
V C C C W mA
NOTE: 1. This parameter is measured at characterization but not tested.
2529 lnk 04 NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed VCC by +0.5V unless otherwise noted. 2. Input and VCC terminals only. 3. Outputs and I/O terminals only.
6.1
3
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CT FAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Following Conditions Apply Unless Otherwise Specified: Commercial: TA = 0C to +70C, VCC = 5.0V 5%; Military: TA = -55C to +125C, VCC = 5.0V 10%
Symbol VIH VIL II H II L IOZH IOZL II VIK VH ICC Parameter Input HIGH Level Input LOW Level Input HIGH Current(4) Input LOW Current (4) High Impedance Output Current (3-State Output pins) (4) Input HIGH Current(4) Clamp Diode Voltage Input Hysteresis Quiescent Power Supply Current VCC = Min., IIN = -18mA
--
Test Conditions(1) Guaranteed Logic HIGH Level Guaranteed Logic LOW Level VCC = Max. VCC = Max. VI = 2.7V VI = 0.5V VO = 2.7V VO = 0.5V VCC = Max., VI = VCC (Max.)
Min. 2.0 -- -- -- -- -- -- -- -- --
Typ.(2) -- -- -- -- -- -- -- -0.7 200 0.01
Max. -- 0.8 1 1 1 1 1 -1.2 -- 1
Unit V V A A A V mV mA
2629 tbl 06
VCC = Max., VIN = GND or VCC
OUTPUT DRIVE CHARACTERISTICS FOR 29FCT52T/29FCT53T
Symbol VOH Parameter Output HIGH Voltage Test Conditions(1) VCC = Min. IOH = -6mA MIL. VIN = VIH or VIL IOH = -8mA COM'L. IOH = -12mA MIL. IOH = -15mA COM'L. VCC = Min. IOL = 48mA MIL. VIN = VIH or VIL IOL = 64mA COM'L. (3) VCC = Max., VO = GND VCC = 0V, VIN or VO 4.5V Min. 2.4 2.0 -- -60 -- Typ.(2) 3.3 3.0 0.3 -120 -- Max. -- -- 0.55 -225 1 Unit V V V mA A
2629 tbl 07
VOL IOS IOFF
Output LOW Voltage Short Circuit Current Input/Output Power Off Leakage(5)
OUTPUT DRIVE CHARACTERISTICS FOR 29FCT2052T
Symbol IODL IODH VOH VOL Parameter Output LOW Current Output HIGH Current Output HIGH Voltage Output LOW Voltage Test Conditions(1) VCC = 5V, VIN = VIH or VIL, VOUT = 1.5V (3) VCC = 5V, VIN = VIH or V IL, VOUT = 1.5V (3) VCC = Min. VIN = VIH or VIL VCC = Min. VIN = VIH or VIL IOH = -12mA MIL. IOH = -15mA COM'L. IOL = 12mA Min. 16 -16 2.4 -- Typ.(2) 48 -48 3.3 0.3 Max. -- -- -- 0.50 Unit mA mA V V
2629 tbl 08
NOTES: 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at Vcc = 5.0V, +25C ambient. 3. Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second. 4. The test limit for this parameter is 5A at TA = -55C. 5. This parameter is guaranteed but not tested.
6.1
4
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CT FAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
POWER SUPPLY CHARACTERISTICS
Symbol ICC ICCD Parameter Quiescent Power Supply Current TTL Inputs HIGH Dynamic Power Supply Current (4) Test Conditions(1) VCC = Max. VIN = 3.4V(3) VCC = Max. Outputs Open OEA or OEB = GND One Input Toggling 50% Duty Cycle VCC = Max. Outputs Open fCP = 10MHz 50% Duty Cycle OEA or OEB = GND One Bit Toggling at fi = 5MHz 50% Duty Cycle VCC = Max. Outputs Open fCP = 10MHz 50% Duty Cycle OEA or OEB = GND Eight Bits Toggling at fi = 2.5MHz 50% Duty Cycle Min. -- -- Typ.(2) 0.5 0.15 Max. 2.0 0.25 Unit mA mA/ MHz
VIN = VCC FCTxxxT VIN = GND FCT2xxxT VIN = VCC FCTxxxT VIN = GND FCT2xxxT VIN = 3.4V FCTxxxT
-- -- -- --
0.06 1.5 0.6 2.0 1.1
0.12 3.5 2.2 5.5 4.2 mA
IC
Total Power Supply Current (6)
VIN = GND FCT2xxxT
VIN = VCC FCTxxxT VIN = GND FCT2xxxT VIN = 3.4V FCTxxxT
-- -- -- --
3.8 1.5 6.0 3.8
7.3 (5) 4.0 (5) 16.3 (5) 13.0 (5)
VIN = GND FCT2xxxT
NOTES: 1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type. 2. Typical values are at VCC = 5.0V, +25C ambient. 3. Per TTL driven input (VIN = 3.4V). All other inputs at VCC or GND. 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations. 5. Values for these conditions are examples of the ICC formula. These limits are guaranteed but not tested. 6. IC = IQUIESCENT + IINPUTS + IDYNAMIC IC = ICC + ICC DHNT + ICCD (fCP/2 + fiNi) ICC = Quiescent Current ICC = Power Supply Current for a TTL High Input (VIN = 3.4V) DH = Duty Cycle for TTL Inputs High NT = Number of TTL Inputs at DH ICCD = Dynamic Current Caused by an Input Transition Pair (HLH or LHL) fCP = Clock Frequency for Register Devices (Zero for Non-Register Devices) fi = Input Frequency Ni = Number of Inputs at fi All currents are in milliamps and all frequencies are in megahertz.
2629 tbl 09
6.1
5
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CT FAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
29FCT52AT/53AT 29FCT2052AT Com'l. Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ tSU tH tSU tH tW Parameter Propagation Delay CPA, CPB to An, Bn Output Enable Time OEA or OEB to An, Bn Output Disable Time OEA or OEB to An, Bn Set-up Time, HIGH or LOW An, Bn to CPA, CPB Hold Time, HIGH or LOW An, Bn to CPA, CPB Set-up Time, HIGH or LOW CEA, CEB to CPA, CPB Hold Time, HIGH or LOW CEA, CEB to CPA, CPB Clock Pulse Width HIGH or LOW(3) Condition(1) CL = 50pF RL = 500 Min.(2) 2.0 1.5 1.5 2.5 2.0 3.0 2.0 3.0 Max. 10.0 10.5 10.0 -- -- -- -- -- Mil. Min.(2) 2.0 1.5 1.5 2.5 2.0 3.0 2.0 3.0 Max. 11.0 13.0 10.0 -- -- -- -- -- Min.(2) 2.0 1.5 1.5 2.5 1.5 3.0 2.0 3.0 29FCT52BT/53BT 29FCT2052BT Com'l. Max. 7.5 8.0 7.5 -- -- -- -- -- Mil. Min. (2) 2.0 1.5 1.5 2.5 1.5 3.0 2.0 3.0 Max. 8.0 8.5 8.0 -- -- -- -- -- Unit ns ns ns ns ns ns ns ns
2629 tbl 10
29FCT52CT/53CT 29FCT2052CT Com'l. Symbol tPLH tPHL tPZH tPZL tPHZ tPLZ tSU tH tSU tH tW Parameter Propagation Delay CPA, CPB to An, Bn Output Enable Time OEA or OEB to An, Bn Output Disable Time OEA or OEB to An, Bn Set-up Time, HIGH or LOW An, Bn to CPA, CPB Hold Time, HIGH or LOW An, Bn to CPA, CPB Set-up Time, HIGH or LOW CEA, CEB to CPA, CPB Hold Time, HIGH or LOW CEA, CEB to CPA, CPB Clock Pulse Width HIGH or LOW(3) Condition(1) CL = 50pF RL = 500 Min.(2) 2.0 1.5 1.5 2.5 1.5 3.0 2.0 3.0 Max. 6.3 7.0 6.5 -- -- -- -- -- Mil. Min.(2) 2.0 1.5 1.5 2.5 1.5 3.0 2.0 3.0 Max. 7.3 8.0 7.5 -- -- -- -- -- Min.(2) 2.0 1.5 1.5 1.5 1.0 2.0 1.0 3.0 29FCT52DT Com'l. Max. 4.5 5.6 4.3 -- -- -- -- -- Mil. Min. (2) -- -- -- -- -- -- -- -- Max. -- -- -- -- -- -- -- -- Unit ns ns ns ns ns ns ns ns
2629 tbl 11
NOTES: 1. See test circuit and waveforms. 2. Minimum limits are guaranteed but not tested on Propagation Delays. 3. This parameter is guaranteed but not tested.
6.1
6
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CT FAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
TEST CIRCUITS AND WAVEFORMS TEST CIRCUITS FOR ALL OUTPUTS
V CC 500 VIN Pulse Generator RT D.U.T. 50pF CL
2629 drw 03
SWITCH POSITION
Test
7.0V
Switch
Open Drain Disable Low Enable Low All Other Tests
Closed
VOUT
Open
500
2629 lnk 12 DEFINITIONS: CL= Load capacitance: includes jig and probe capacitance. RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.
SET-UP, HOLD AND RELEASE TIMES
PULSE WIDTH
DATA INPUT TIMING INPUT ASYNCHRONOUS CONTROL PRESET CLEAR ETC. SYNCHRONOUS CONTROL PRESET CLEAR CLOCK ENABLE ETC. tSU
tH
3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V 3V 1.5V 0V
2629 drw 04
LOW-HIGH-LOW PULSE tW HIGH-LOW-HIGH PULSE
1.5V
tREM
1.5V
2629 drw 05
tSU
tH
PROPAGATION DELAY
ENABLE SAME PHASE INPUT TRANSITION tPLH OUTPUT tPLH OPPOSITE PHASE INPUT TRANSITION tPHL tPHL 3V 1.5V 0V VOH 1.5V VOL 3V 1.5V 0V
2629 drw 06
DISABLE 3V 1.5V
CONTROL INPUT tPZL OUTPUT NORMALLY LOW OUTPUT NORMALLY HIGH SWITCH CLOSED tPZH SWITCH OPEN 1.5V 0V 3.5V 1.5V tPHZ 0.3V tPLZ
0V 3.5V 0.3V VOL VOH 0V
2629 drw 07
NOTES: 1. Diagram shown for input Control Enable-LOW and input Control DisableHIGH 2. Pulse Generator for All Pulses: Rate 1.0MHz; tF 2.5ns; tR 2.5ns
6.1
7
IDT29FCT52AT/BT/CT/DT, IDT29FCT/2052AT/BT/CT, IDT29FCT53AT/BT/CT FAST CMOS OCTAL REGISTERED TRANSCEIVERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
ORDERING INFORMATION
XX 29FCT X Family XX Device Type XX Package X Process
Temp. Range
Blank B P D E L SO PY Q 52AT 53AT 52BT 53BT 52CT 53CT 52DT Blank 20 54 74
Commercial MIL-STD-883, Class B Plastic DIP CERDIP CERPACK Leadless Chip Carrier Small Outline IC Shrink Small Outline Package Quarter-size Small Outline Package Non-inverting Octal Registered Transceiver Inverting Octal Registered Transceiver
High Drive Balanced Drive -55C to +125C 0C to +70C
2629 drw 08
6.1
8

▲Up To Search▲

Price & Availability of 5429FCT52ATD

	To Download 5429FCT52ATD Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .