PART |
Description |
Maker |
SMT06C SMT06C-05SADJJ SMT06C-12SADJJ |
5 Vin and 12 Vin single output
|
Emerson Network Power
|
MAX6456UT MAX6453UT MAX645310 MAX6454UT MAX6455UT |
uP Supervisors with Separate VCC Reset and Manual Reset Outputs µP Supervisors with Separate VCC Reset and Manual Reset Outputs 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO6
|
ON Semiconductor Maxim Integrated Products, Inc. MAXIM INTEGRATED PRODUCTS INC Maxim Integrated Produc...
|
M38230G4-XXXFP M38230G4-XXXHP M38231G4-XXXHP M3823 |
18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V 36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 3.1 to 3.6 V 18-Mbit (512K x 36/1M x 18) Pipelined SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 512Kb x 72; Vcc (V): 3.1 to 3.6 V 72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 3.1 to 3.6 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: QDR-II , 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机 72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机 Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V
|
Renesas Electronics Corporation. Renesas Electronics, Corp.
|
LTM4614 LTM4614EVPBF LTM4614IVPBF LTM4614EV LTM461 |
Dual 4A per Channel Low VIN DC/DC 楼矛Module Regulator Dual 4A per Channel Low VIN DC/DC μModule Regulator
|
Linear Technology
|
CY14B104NA-ZSP20XCT CY14B104NA-ZSP20XIT CY14B104LA |
4 Mbit (512K x 8/256K x 16) nvSRAM; Organization: 256Kb x 16; Vcc (V): 2.7 to 3.6 V; Density: 4 Mb; Package: TSOP 256K X 16 NON-VOLATILE SRAM, 20 ns, PDSO54 4 Mbit (512K x 8/256K x 16) nvSRAM; Organization: 512Kb x 8; Vcc (V): 2.7 to 3.6 V; Density: 4 Mb; Package: FBGA 4 Mbit (512K x 8/256K x 16) nvSRAM; Organization: 256Kb x 16; Vcc (V): 2.7 to 3.6 V; Density: 4 Mb; Package: FBGA
|
Cypress Semiconductor, Corp. CYPRESS SEMICONDUCTOR CORP
|
X2784AG-08TT I2781A-08SR I2781A-08ST I2781A-08TR I |
PS MEDICAL SWITCHER 15V .73A 156 MHz, OTHER CLOCK GENERATOR, PDSO8 General Purpose EMI Reduction IC 156 MHz, OTHER CLOCK GENERATOR, PDSO8 General Purpose EMI Reduction IC 312 MHz, OTHER CLOCK GENERATOR, PDSO8 General Purpose EMI Reduction IC 78 MHz, OTHER CLOCK GENERATOR, PDSO8 PS LINEAR DUAL 5V@6A 9-15@2.5A ICs for Inductive Proximity Switches; Package: P-DSO-14; VCC (min): 5.0 V; VCC (max): 30.0 V; ICC (max): 0.9 mA; IQ (max): 50.0 mA; Operating Temperature (min): -25.0 degC; ICs for Inductive Proximity Switches; VCC (min): 5.0 V; VCC (max): 30.0 V; ICC (max): 0.9 mA; IQ (max): 50.0 mA; Operating Temperature (min): -25.0 degC; ICs for Inductive Proximity Switches; Package: P-DSO-8; VCC (min): 5.0 V; VCC (max): 30.0 V; ICC (max): 1.0 mA; IQ (max): 50.0 mA; Operating Temperature (min): -25.0 degC; ICs for Inductive Proximity Switches; Package: P-DSO-8; VCC (min): 5.0 V; VCC (max): 30.0 V; ICC (max): 1.0 mA; IQ (max): 50.0 mA; Operating Temperature (min): -25.0 degC;
|
Alliance Semiconductor ... Alliance Semiconductor, Corp. ALSC[Alliance Semiconductor Corporation] http://
|
LTM4608V LTM4608EV-PBF LTM4608IV-PBF |
Low VIN, 8A DC/DC μModuleTM with Tracking, Margining, and Frequency Synchronization Low VIN, 8A DC/DC 楼矛ModuleTM with Tracking, Margining, and Frequency Synchronization
|
Linear Technology
|
KM416C1004CJ-5 KM416C1004CJ-6 KM416C1004CJL-6 KM41 |
1M x 16Bit CMOS dynamic RAM with extended data out, 50ns, VCC=5.0V, refresh period=64ms 1M x 16Bit CMOS dynamic RAM with extended data out, 60ns, VCC=5.0V, refresh period=64ms 1M x 16Bit CMOS dynamic RAM with extended data out, 60ns, VCC=5.0V, self-refresh 1M x 16Bit CMOS dynamic RAM with extended data out, 50ns, VCC=5.0V, refresh period=16ms 1M x 16Bit CMOS dynamic RAM with extended data out, 60ns, VCC=5.0V, refresh period=16ms 1M x 16Bit CMOS dynamic RAM with extended data out, 45ns, VCC=5.0V, self-refresh
|
Samsung Electronic
|
5962-91773 5962-91774 5962-92112 5962-92115 |
15W Total Output Power 28 Vin 5 Vout Single DC-DC Standard Converter in an AHV Package. DLA Number 5962-91773 15W Total Output Power 28 Vin /-15 Vout Dual DC-DC Standard Converter in an AHV Package. DLA Number 5962-91774 15W Total Output Power 28 Vin 12 Vout Single DC-DC Standard Converter in an AHV Package. DLA Number 5962-92112 15W Total Output Power 28 Vin 5, /-12 Vout Triple DC-DC Standard Converter in an AHV Package. DLA Number 5962-92115
|
International Rectifier
|
SG140-35IG_883B SG140-35IG SG140-35L_883B SG140A-3 |
Positive Fixed Linear Voltage Regulators; Package: TO-3; VIN (V): 35; VDIFF (V): 35; IOUT (A): 1.5; VOUT (V): 8; 8 V FIXED POSITIVE REGULATOR, MBFM2 Positive Fixed Linear Voltage Regulators; Package: TO-66; VIN (V): 35; VDIFF (V): 35; IOUT (A): 1.5; VOUT (V): 5; 5 V FIXED POSITIVE REGULATOR, MBFM2 Positive Fixed Linear Voltage Regulators; Package: TO-3; VIN (V): 35; VDIFF (V): 35; IOUT (A): 1.5; VOUT (V): 5; 5 V FIXED POSITIVE REGULATOR, MBFM2 Positive Fixed Linear Voltage Regulators; Package: TO-257_(Hermetic); VIN (V): 35; VDIFF (V): 35; IOUT (A): 1.5; VOUT (V): 5; 5 V FIXED POSITIVE REGULATOR, SFM3 Positive Fixed Linear Voltage Regulators; Package: TO-257_(Hermetic); VIN (V): 35; VDIFF (V): 35; IOUT (A): 1.5; VOUT (V): 12; 12 V FIXED POSITIVE REGULATOR, SFM3 Positive Fixed Linear Voltage Regulators; Package: TO-257_(Hermetic); VIN (V): 35; VDIFF (V): 35; IOUT (A): 1.5; VOUT (V): 15; 15 V FIXED POSITIVE REGULATOR, SFM3 Positive Fixed Linear Voltage Regulators; Package: LCC; VIN (V): 35; VDIFF (V): 35; IOUT (A): 0.5; VOUT (V): 12; 12 V FIXED POSITIVE REGULATOR, CQCC20 Positive Fixed Linear Voltage Regulators; Package: TO-39; VIN (V): 35; VDIFF (V): 35; IOUT (A): 0.5; VOUT (V): 6; 6 V FIXED POSITIVE REGULATOR, MBCY3 Positive Fixed Linear Voltage Regulators; Package: LCC; VIN (V): 35; VDIFF (V): 35; IOUT (A): 0.5; VOUT (V): 6; 6 V FIXED POSITIVE REGULATOR, CQCC20 positve fixed voltage regulator Positive Fixed Linear Voltage Regulators; Package: TO-66; VIN (V): 35; VDIFF (V): 35; IOUT (A): 1.5; VOUT (V): 15;
|
Microsemi, Corp. Microsemi Corporation
|
M4-128/64-18VI M4-128/64-18YI M4-128N/64-18JI M4LV |
High Performance E 2 CMOS In-System Programmable Logic High-performance E2CMOS in-system programmable logic, 3.3V Vcc, 128 macrocells, 64 I/Os, 14ns High-performance E2CMOS in-system programmable logic, 5V Vcc, 128 macrocells, 64 I/Os, 14ns High-performance E2CMOS in-system programmable logic, 3.3V Vcc, 192 macrocells, 96 I/Os, 14ns High-performance E2CMOS in-system programmable logic, 5V Vcc, 256 macrocells, 128 I/Os, 14ns High-performance E2CMOS in-system programmable logic, 3.3V Vcc, 256 macrocells, 128 I/Os, 14ns
|
Lattice Semiconductor
|
|