
	Part Number	Hot Search : 0121ZS S110030 SSQ5N50 CX2VSSM3 N60UFD 0R12K AK58256 SM3390
	Product Description
	Full Text Search

CY7C1529AV18-200BZXI - 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 8M X 9 DDR SRAM, 0.45 ns, PBGA165

CY7C1529AV18-200BZXI_4485609.PDF Datasheet


Part No.	CY7C1529AV18-200BZXI CY7C1529AV18-250BZXI
Description	72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 8M X 9 DDR SRAM, 0.45 ns, PBGA165
File Size	461.80K / 30 Page
Maker	Cypress Semiconductor, Corp.
Homepage
Download	[ CY7C1529AV18-200BZXI CY7C1529AV18-250BZXI Datasheet PDF Downlaod from IC-ON-LINE.CN ] [ CY7C1529AV18-200BZXI CY7C1529AV18-250BZXI Datasheet PDF Downlaod from Datasheet.HK ] [CY7C1529AV18-200BZXI CY7C1529AV18-250BZXI Datasheet PDF Downlaod from Maxim4U.com ] :-) [ View it Online ] [ Search more for CY7C1529AV18-200BZXI ] [ Price & Availability of CY7C1529AV18-200BZXI by FindChips.com ]

Full text search : 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 8M X 9 DDR SRAM, 0.45 ns, PBGA165

Related Part Number

PART	Description	Maker
CY7C1992CV18-200BZC CY7C1992CV18-200BZI CY7C1992CV	18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 512K X 36 DDR SRAM, 0.45 ns, PBGA165	CYPRESS SEMICONDUCTOR CORP
CY7C1392BV18-278BZXC CY7C1392BV18-278BZC CY7C1392B	18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 512K X 36 DDR SRAM, 0.5 ns, PBGA165 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 512K X 36 DDR SRAM, 0.45 ns, PBGA165 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 8 DDR SRAM, 0.45 ns, PBGA165 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 8 DDR SRAM, 0.5 ns, PBGA165	Cypress Semiconductor Corp. Cypress Semiconductor, Corp.
CY7C1992BV18-167BZXC CY7C1992BV18-300BZC CY7C1992B	18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 9 DDR SRAM, 0.5 ns, PBGA165 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 9 DDR SRAM, 0.45 ns, PBGA165	Cypress Semiconductor, Corp.
CY7C1523AV18-200BZI CY7C1523AV18-300BZI CY7C1524AV	72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 4M X 18 DDR SRAM, 0.45 ns, PBGA165 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 36 DDR SRAM, 0.45 ns, PBGA165 72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 4M X 18 DDR SRAM, 0.5 ns, PBGA165	Cypress Semiconductor, Corp.
CY7C1423BV18-200BZI CY7C1423BV18-300BZI CY7C1429BV	36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 2M X 18 DDR SRAM, 0.45 ns, PBGA165 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 4M X 9 DDR SRAM, 0.45 ns, PBGA165 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 4M X 8 DDR SRAM, 0.45 ns, PBGA165 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 4M X 8 DDR SRAM, 0.5 ns, PBGA165 36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture 1M X 36 DDR SRAM, 0.45 ns, PBGA165	Cypress Semiconductor, Corp.
CY7C1992BV18 CY7C1992BV18-167BZC CY7C1992BV18-167B	18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture	Cypress Semiconductor
CY7C1423BV18 CY7C1423BV18-167BZC CY7C1422BV18 CY7C	36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture	Cypress Semiconductor
CAT64LC10ZJ CAT64LC10ZP CAT64LC10J-TE7 CAT64LC10J-	18-Mbit QDR™-II SRAM 4-Word Burst Architecture 18-Mbit DDR-II SRAM 2-Word Burst Architecture 36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) 4-Mbit (256K x 18) Flow-Through Sync SRAM SPI串行EEPROM SPI Serial EEPROM SPI串行EEPROM	Analog Devices, Inc.
CY7C1250V18-300BZI CY7C1246V18-333BZI CY7C1246V18-	36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) 36兆位的DDR - II SRAM2字突发架构（2.0周期读写延迟 36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) 1M X 36 DDR SRAM, 0.45 ns, PBGA165	Cypress Semiconductor Corp. Cypress Semiconductor, Corp.
CY7C1427AV18-250BZI	36-Mbit DDR-II SRAM 2-Word Burst Architecture 4M X 9 DDR SRAM, 0.45 ns, PBGA165	Cypress Semiconductor, Corp.
CAT93C46AJ CAT93C46AJI CAT93C46AJI-2.5 CAT93C46AJ-	72-Mbit QDR™-II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency) 72-Mbit QDR™-II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency) 72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency) 256K (32K x 8) Static RAM 256 Kb (256K x 1) Static RAM 72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) Microwire Serial EEPROM 微型导线串行EEPROM	Atmel, Corp.
M38230G4-XXXFP M38230G4-XXXHP M38231G4-XXXHP M3823	18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 512Kb x 36; Vcc (V): 3.1 to 3.6 V 36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 3.1 to 3.6 V 18-Mbit (512K x 36/1M x 18) Pipelined SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2 M x 18/512K x 72) Flow-Through SRAM with NoBL(TM) Architecture; Architecture: NoBL, Flow-through; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 3.1 to 3.6 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 36 Mb; Organization: 512Kb x 72; Vcc (V): 3.1 to 3.6 V 72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 1Mb x 72; Vcc (V): 3.1 to 3.6 V 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency); Architecture: QDR-II , 4 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency); Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit (1M x 36/2M x 18/512K x 72) Pipelined Sync SRAM; Architecture: Standard Sync, Pipeline SCD; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机 72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM; Architecture: Standard Sync, Flow-through; Density: 18 Mb; Organization: 1Mb x 18; Vcc (V): 3.1 to 3.6 V 单芯位CMOS微机 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯位CMOS微机 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL(TM) Architecture; Architecture: NoBL, Pipeline; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 2.4 to 2.6 V 单芯位CMOS微机 72-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 72-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 36-Mbit QDR(TM)-II SRAM 4-Word Burst Architecture; Architecture: QDR-II, 4 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER 单芯8位CMOS微机 Sync SRAM; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 36-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 36 Mb; Organization: 1Mb x 36; Vcc (V): 1.7 to 1.9 V 单芯位CMOS微机 72-Mbit DDR-II SRAM 2-Word Burst Architecture; Architecture: DDR-II CIO, 2 Word Burst; Density: 72 Mb; Organization: 2Mb x 36; Vcc (V): 1.7 to 1.9 V 36-Mbit QDR(TM)-II SRAM 2-Word Burst Architecture; Architecture: QDR-II, 2 Word Burst; Density: 36 Mb; Organization: 2Mb x 18; Vcc (V): 1.7 to 1.9 V	Renesas Electronics Corporation. Renesas Electronics, Corp.

Related keyword From Full Text Search System

CY7C1529AV18-200BZXI phase	CY7C1529AV18-200BZXI Instrument	CY7C1529AV18-200BZXI mode	CY7C1529AV18-200BZXI Signal	CY7C1529AV18-200BZXI diode
CY7C1529AV18-200BZXI sensor	CY7C1529AV18-200BZXI output data	CY7C1529AV18-200BZXI filetype:pdf	CY7C1529AV18-200BZXI marking code	CY7C1529AV18-200BZXI driver

Price & Availability of CY7C1529AV18-200BZXI

All Rights Reserved © IC-ON-LINE 2003 - 2022

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]

Mirror Sites : [www.datasheet.hk] [www.maxim4u.com] [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com] [www.gdcy.net]

. . . . .

We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy.

X

1.6579241752625