positive-edge-triggered pdf Datasheet P12 Full Text Search --- IC-ON-LINE


	Part Number	Hot Search : VSC7175 IPD80 2SB1207 1N5408 LRS1331 UMG8NTR 60210 EE08804
	Product Description
	Full Text Search

positive-edge-triggered Datasheet PDF File

For positive-edge-triggered Found Datasheets File :: 5465 Search Time::6.953ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | <12> | 13 | 14 | 15 |

				HITACHI[Hitachi Semiconductor]
Part No.	HD74AC74
OCR Text	Positive Edge-Triggered Flip-Flop Description The HD74AC74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge o...
Description	Dual D-Type Positive Edge-Triggered Flip-Flop
File Size	60.12K / 10 Page	View it Online	Download Datasheet

				HITACHI[Hitachi Semiconductor]
Part No.	HD74ALVCH162374
OCR Text	...or one 16-bit flip flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip flop take on the logic levels set up at the data (D) inputs. The output enable (OE) input can be used to place the eight outputs in eith...
Description	16-bit Edge triggered D-type Flip Flops with 3-state Outputs
File Size	54.25K / 12 Page	View it Online	Download Datasheet

				HITACHI[Hitachi Semiconductor]
Part No.	HD74ALVCH162721
OCR Text	...qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs, provided that the clock enable (CLKEN) input is low. If CLKEN is high, no data is stored. A buffered output enable...
Description	3.3-V 20-bit Flip Flops with 3-state Outputs
File Size	50.83K / 12 Page	View it Online	Download Datasheet

				HITACHI[Hitachi Semiconductor]
Part No.	HD74ALVCH162820
OCR Text	...gered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs. A buffered output enable (OE) input can be used to place the eight outputs in either a normal logic state (high or...
Description	3.3-V 10-bit Flip Flops with Dual Outputs and 3-state Outputs
File Size	49.83K / 12 Page	View it Online	Download Datasheet

				HITACHI[Hitachi Semiconductor]
Part No.	HD74ALVCH162821
OCR Text	...gered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs. A buffered output enable (OE) input can be used to place the ten outputs in either a normal logic state (high or l...
Description	3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs
File Size	55.49K / 12 Page	View it Online	Download Datasheet

				HITACHI[Hitachi Semiconductor]
Part No.	HD74ALVCH162831
OCR Text	...ggered D-type flip flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. OE controls operate the same as in buffer mode. When OE is logic low, the outputs are in a normal...
Description	1-bit 4-bit Address Register / Driver with 3-state Outputs
File Size	60.08K / 13 Page	View it Online	Download Datasheet

				HITACHI[Hitachi Semiconductor]
Part No.	HD74ALVCH16721
OCR Text	...qualified clock storage. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs, provided that the clock enable (CLKEN) input is low. If CLKEN is high, no data is stored. A buffered output enable...
Description	3.3-V 20-bit Flip Flops with 3-state Outputs
File Size	50.65K / 12 Page	View it Online	Download Datasheet

				HITACHI[Hitachi Semiconductor]
Part No.	HD74ALVCH16820
OCR Text	...gered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs. A buffered output enable (OE) input can be used to place the ten outputs in either a normal logic state (high or l...
Description	3.3-V 10-bit Flip Flops with Dual Outputs
File Size	49.57K / 12 Page	View it Online	Download Datasheet

				HITACHI[Hitachi Semiconductor]
Part No.	HD74ALVCH16821
OCR Text	...gered D-type flip flops. On the positive transition of the clock (CLK) input, the device provides true data at the Q outputs. A buffered output enable (OE) input can be used to place the ten outputs in either a normal logic state (high or l...
Description	3.3-V 20-bit Bus Interface Flip Flops with 3-state Outputs
File Size	49.84K / 12 Page	View it Online	Download Datasheet

				HITACHI[Hitachi Semiconductor] Hitachi,Ltd.
Part No.	HD74ALVCH16831
OCR Text	...ggered D-type flip flop. On the positive transition of the clock (CLK) input, data set up at the A inputs is stored in the internal registers. OE controls operate the same as in buffer mode. When OE is logic low, the outputs are in a normal...
Description	1-to 4 Address Register / Driver with 3-state Outputs 1-to 4 Address Register / Driver with 3-state Outputs(三态输-4地址寄存驱动 14地址寄存 3驱动器的状态输出（三态输-4地址寄存驱动器）
File Size	58.82K / 12 Page	View it Online	Download Datasheet

For positive-edge-triggered Found Datasheets File :: 5465 Search Time::6.953ms
Page :: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | <12> | 13 | 14 | 15 |

▲Up To Search▲

Price and Availability