|
|
|
CYPRESS SEMICONDUCTOR CORP
|
Part No. |
CY7C1522KV18-250BZI CY7C1529KV18-300BZXI CY7C1529KV18-167BZXC
|
OCR Text |
...e ddr timing ? sram uses rising edges only two input clocks for output data (c and c ) to minimize clock skew and flight time mismatches echo clocks (cq and cq ) simplify data capture in high speed systems synchronous internally self t... |
Description |
8M X 8 DDR SRAM, 0.45 ns, PBGA165 8M X 9 DDR SRAM, 0.45 ns, PBGA165 8M X 9 DDR SRAM, 0.5 ns, PBGA165
|
File Size |
591.02K /
32 Page |
View
it Online |
Download Datasheet |
|
|
|
NANYA TECHNOLOGY CORP
|
Part No. |
NT5DS16M16BW-6K
|
OCR Text |
...d data mask referenced to both edges of dqs ? burst lengths: 2, 4, or 8 ? cas latency: 2, 2.5 ? auto precharge option for each burst access ? auto refresh and self refresh modes ? 7.8 m s maximum average periodic refresh interval ? 2.5v (... |
Description |
16M X 16 DDR DRAM, 0.7 ns, PBGA60
|
File Size |
1,341.90K /
80 Page |
View
it Online |
Download Datasheet |
|
|
|
Alliance Semiconductor
|
Part No. |
AS4C4M16S-6TIN
|
OCR Text |
... and is latched at the positive edges of clk. when ras# and cs# are asserted "low" and cas# is asserted "high," either the bankactivate command or t he precharge command is selected by the we# signal. when the we# is as... |
Description |
64Mb / 4M x 16 bit Synchronous DRAM
|
File Size |
3,342.14K /
53 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|