| |
|
 |
Alliance Semiconductor, Corp.
ALSC[Alliance Semiconductor Corporation]
Alliance Semiconductor Corp...
|
| Part No. |
AS7C33128PFD36A-166TQI AS7C33128PFD32A AS7C33128PFD32A-100TQC AS7C33128PFD32A-100TQI AS7C33128PFD32A-133TQC AS7C33128PFD32A-133TQI AS7C33128PFD32A-150TQC AS7C33128PFD32A-150TQI AS7C33128PFD32A-166TQC AS7C33128PFD32A-166TQI AS7C33128PFD36A AS7C33128PFD36A-100TQC AS7C33128PFD36A-100TQI AS7C33128PFD36A-133TQC AS7C33128PFD36A-133TQI AS7C33128PFD36A-150TQC AS7C33128PFD36A-150TQI AS7C33128PFD36A-166TQC
|
| OCR Text |
...sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when ADV is sampled Low, and both address strobes are High. Burst operation is selectable with the LBO input. With LBO unconnected or ... |
| Description |
3.3V 128K x 36 pipeline synchronous SRAM, clock speed - 150MHz
3.3V 128K x 36 pipeline synchronous SRAM, clock speed - 133MHz
3.3V 128K x 36 pipeline synchronous SRAM, clock speed - 100MHz
3.3V 128K x 32 pipeline synchronous SRAM, clock speed - 166MHz
3.3V 128K x 32 pipeline synchronous SRAM, clock speed - 150MHz
3.3V 128K x 32 pipeline synchronous SRAM, clock speed - 133MHz
3.3V 128K x 32 pipeline synchronous SRAM, clock speed - 100MHz
3.3V 128K X 32/36 pipeline burst synchronous SRAM 128K X 32 STANDARD SRAM, 10 ns, PQFP100
|
| File Size |
215.12K /
11 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Hyundai
|
| Part No. |
HY5DU281622 HY5DU281622LT-L HY5DU281622LT-H
|
| OCR Text |
...nced to both rising and falling edges of the clock. while all addresses and control inputs are latched on the rising edges of the clock(falling edges of the clk ), data(dq), data strobes(ldqs/udqs) and write data masks(ldm/udm) inputs are ... |
| Description |
4 Banks x 2M x 16Bit Double Data Rate SDRAM
|
| File Size |
84.39K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Hewlett-Packard
|
| Part No. |
HCTL2000 HCTL2020
|
| OCR Text |
... three consecutive rising clock edges. therefore, the filtered output waveforms can change only after an input level has the same value for three consecutive rising clock edges. refer to figure 8 which shows the timing diagram. the result o... |
| Description |
(HCTL20xx) Quadrature Decoder/Counter Interface ICs
|
| File Size |
314.52K /
18 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
