|
|
 |
Motorola
|
Part No. |
MPC2107SG66
|
OCR Text |
... two burst addresses bypass the address latch. presence detect pins are available for auto configuration of the cache con- trol. a serial ee...clock pins for reduced loading ? all cache data and tag i/os are lvttl (3.3 v) compatible (mpc2104/5... |
Description |
256KB and 512KB burstRAM secondary cache module
|
File Size |
231.07K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
 |
INTEGRATED SILICON SOLUTION INC
|
Part No. |
IS61DDPB24M18-375M3
|
OCR Text |
...two input clocks (k and k ) for address and con- trol registering at rising edges only. industrial temperature available upon request. two...clock initiates the read/write operation, and all internal operations are self-timed. refer to the... |
Description |
4M X 18 DDR SRAM, 0.45 ns, PBGA165
|
File Size |
590.16K /
24 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|