|
|
 |

NXP Semiconductors
|
Part No. |
SAB9077 SAB9077H
|
OCR Text |
... dda mpv ssa 91 92 84 83 100 63 18 19 22 21 20 15 16 59 60 61 62 82 81 41 42 43 44 45 46 65 66 97 98 99 sav ddd sav ssd sav dda sav ssa 78 7...36, 38, 39, 37, 35, 33 dai0 to dai7 23, 25, 27, 29, 30, 28, 26, 24 ad0 to ad8 51, 53, 55, 57, 58, 56... |
Description |
Picture-In-Picture PIP controller
|
File Size |
199.56K /
32 Page |
View
it Online |
Download Datasheet
|
|
|
 |

NXP Semiconductors
|
Part No. |
SAB9076H
|
OCR Text |
... dda mpv ssa 91 92 84 83 100 63 18 19 22 21 20 15 16 59 60 61 62 82 81 41 42 43 44 45 46 65 66 97 98 99 sav ddd sav ssd sav dda sav ssa 78 7...36,
38, 39, 37,
35, 33 dai0 to dai7 23, 25, 27,
29, 30, 28,
26, 24 ad0 to ad8 51, 53, 55,
57, 5... |
Description |
Picture-In-Picture PIP controller
|
File Size |
241.70K /
32 Page |
View
it Online |
Download Datasheet
|
|
|
 |
PANASONIC
|
Part No. |
MN66621BRG
|
OCR Text |
...e function (Playback: - dB to +18 dB, common left and right setting. Record: - dB to +18 dB, independent left and right settings.) * Peak ...36 MICROCONTROLLER INTERFACE CLOCK GENELATOR MASTER PLL SHOCK PROOF MEMORY CONTROLLER PWM GEN. AUDIO... |
Description |
For Video183;Audio - MD
|
File Size |
123.41K /
13 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress
|
Part No. |
CY7C4021KV13-667FCXC CY7C4041KV13-667FCXC
|
OCR Text |
...features 72-mbit density (4 m 18, 2 m 36) total random transaction rate [1] of 1334 mt/s maximum operating frequency of 667 mhz read latency of 5.0 clock cycles and write latency of 3.0 clock cycles two-word burst on all accesses ... |
Description |
72-mbit QDRIV HP SRAM
|
File Size |
1,120.42K /
51 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Cypress
|
Part No. |
CY7C1568XV18-600BZXC CY7C1568XV18-633BZXC CY7C1570XV18-600BZXC
|
OCR Text |
...features 72-mbit density (4 m 18, 2 m 36) 633 mhz clock for high bandwidth two-word burst for reducing address bus frequency double data rate (ddr) interfaces (data transferred at 1266 mhz) at 633 mhz available in 2.5 clock cycle l... |
Description |
72-mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
|
File Size |
464.02K /
28 Page |
View
it Online |
Download Datasheet
|
|
|
 |

PHILIPS[Philips Semiconductors]
|
Part No. |
TZA3015HW
|
OCR Text |
...PLL
INTERRUPT CONTROLLER 15, 18, 92 VCCA
41
LOWSWING
(1)
(2)
96 IPUMP
98, 99
38
37
1, 34 VCCO
30 INT
mgu...36, 39, 44, 51, 54, 63, 66, 75, 78, 85 and 97.
Fig.1 Block diagram.
2003 Dec 16
4
Philip... |
Description |
30 Mbit/s to 3.2 Gbit/s A-rate 4-bit fibre optic transceiver
|
File Size |
317.22K /
67 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|