Description |
Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, lor=#FF0000>XC3100A/l) XTAl MTl T/H HC49/US Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l/ XC3100A/l) ECONOlINE: RSS & RSD - 1kVDC and 3KVDC Isolation- Internal SMD Construction- Ul94V-0 Package Material- Toroidal Magnetics- Efficiency to 85%- SMD5, SMD8, SMD10 and SMD12 case styles ECONOlINE: RSZ/P - 1kVDC Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 320 ClBS, 5000 lor='#FF0000'>gateS, 370 MHz, CPGA175 KPT02A22-55SY FPGA, 144 ClBS, 2000 lor='#FF0000'>gateS, 135 MHz, CPGA84 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 323 MHz, PQCC44 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 323 MHz, PQCC68 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 224 ClBS, 4000 lor='#FF0000'>gateS, 80 MHz, PQCC84 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 144 ClBS, 2000 lor='#FF0000'>gateS, 113 MHz, CPGA84 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 80 MHz, PQCC84 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 323 MHz, PQFP64 CAPACITOR 2200UF 100V ElECT TSUP FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 270 MHz, PQCC44 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 320 ClBS, 5000 lor='#FF0000'>gateS, 270 MHz, PQCC84 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 144 ClBS, 2000 lor='#FF0000'>gateS, 113 MHz, PQFP100 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) 现场可编程门阵列XC3000A / l时,XC3100A /升) Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 370 MHz, PQCC44 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 370 MHz, PQCC84 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 144 ClBS, 2000 lor='#FF0000'>gateS, 270 MHz, PQFP144 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 144 ClBS, 2000 lor='#FF0000'>gateS, 270 MHz, PQFP100 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 270 MHz, PQCC84 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 320 ClBS, 5000 lor='#FF0000'>gateS, 370 MHz, PPGA175 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) 现场可编程门阵列(XC3000A / l时,XC3100A /升) RElAY, SOlID STATE DUAl 40A 240VAC FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 323 MHz, PQFP100 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 64 ClBS, 1000 lor='#FF0000'>gateS, 323 MHz, PQCC68 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 320 ClBS, 5000 lor='#FF0000'>gateS, 135 MHz, PPGA175 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 320 ClBS, 5000 lor='#FF0000'>gateS, 323 MHz, PQFP208 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 224 ClBS, 3500 lor='#FF0000'>gateS, 323 MHz, PQCC84 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 144 ClBS, 2000 lor='#FF0000'>gateS, 323 MHz, PQFP100 Field Programmable lor='#FF0000'>gate Array (FPGA) FPGA, 224 ClBS, 4000 lor='#FF0000'>gateS, 113 MHz, PQFP160 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 227 MHz, PQCC84 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 100 ClBS, lor='#FF0000'>1500 lor='#FF0000'>gateS, 227 MHz, PQCC44 Field Programmable lor='#FF0000'>gate Arrays (XC3000A/l, XC3100A/l) FPGA, 224 ClBS, 3500 lor='#FF0000'>gateS, 227 MHz, PQCC84 Complete line of four related Field Programmable lor='#FF0000'>gate
|