|
|
 |
Maxim
|
Part No. |
MAX6663 MAX6653-MAX6664
|
OCR Text |
...wo additional shutdown outputs, sdr and SDL, that are triggered when the remote or local temperatures exceed the programmed shutdown set points. The INT output for the MAX6653/MAX6663 and THERM outputs for the MAX6653/MAX6663/MAX6664 can al... |
Description |
Temperature Monitors and PWM Fan Controllers From old datasheet system
|
File Size |
291.45K /
24 Page |
View
it Online |
Download Datasheet
|
|
|
 |
NXP Semiconductors N.V. Philips
|
Part No. |
74AVC16835A 74AVC16835A_5 74AVC16835ADGG 74AVC16835ADGV 74AVC16835ADGV112 74AVC16835ADGV118 74AVC16835A-5-15
|
OCR Text |
...tate)
74AVC16835A
168-pin sdr sdrAM DIMM sdrAM sdrAM sdrAM sdrAM sdrAM sdrAM sdrAM sdrAM sdrAM sdrAM
BACK SIDE
sdrAM
sdrAM
sdrAM
sdrAM
sdrAM
sdrAM
sdrAM
FRONT SIDE 74AVC16835A 74AVC16835A 74AVC16835A PCK2509... |
Description |
18-bit registered driver with Dynamic Controlled OutputsE (3-State) From old datasheet system 74AVC16835A; 18-bit registered driver with Dynamic Controlled Outputs(TM) (3-State) BUFFER/DRIVER|SINGLE|18-BIT|AVC/ALVC-CMOS|TSSOP|56PIN|PLASTIC 缓冲驱动器|单|18位|AVC/ALVC-CMOS|TSSOP|56引脚|塑料
|
File Size |
112.29K /
12 Page |
View
it Online |
Download Datasheet
|
|
|
 |
PHILIPS[Philips Semiconductors] NXP Semiconductors N.V.
|
Part No. |
74AVC16836A 74AVC16836A_5 74AVC16836ADGG 74AVC16836ADGV 74AVC16836ADGV112 74AVC16836ADGV118
|
OCR Text |
...tate)
74AVC16836A
168-pin sdr sdrAM DIMM sdrAM sdrAM sdrAM sdrAM sdrAM sdrAM sdrAM sdrAM sdrAM sdrAM
BACK SIDE
sdrAM
sdrAM
sdrAM
sdrAM
sdrAM
sdrAM
sdrAM
FRONT SIDE AVC16836A AVC16836A AVC16836A PCK2509S or P... |
Description |
74AVC16836A; 20-bit registered driver with inverted register enable and Dynamic Controlled Outputs(TM) (3-State) From old datasheet system 20-bit registered driver with inverted register enable and Dynamic Controlled Outputs (3-State)
|
File Size |
111.94K /
11 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Micron Technology Inc
|
Part No. |
MT46V128M4TH-75 MT46V128M4TH-7L MT46V128M4TH-7
|
OCR Text |
... burst access. As with standard sdr sdrAMs, the pipelined, multibank architecture of DDR sdrAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time. An auto refresh mode is... |
Description |
sdrAM,DDR,4X32MX4,CMOS,TSSOP,66PIN,PLASTIC From old datasheet system
|
File Size |
2,476.97K /
70 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|