| |
|
 |
LSI Corporation
LSI[LSI Computer Systems]
|
| Part No. |
LS7220
|
| OCR Text |
...input keeps all outputs off and resets the Sequential Memory if Save Memory is not set. VDD (Pin 9) Vss (Pin 14)
7220-012703-1
PIN ASSIGNMENT - TOP VIEW
SENSE IN
1 14
V SS (+V)
LSI
UNSELECTED KEYS (RESET)
2
13
LOCK OUT... |
| Description |
DIGITAL LOCK FOR AUTOMOTIVE IGNITIONS
|
| File Size |
57.07K /
4 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ATMEL[ATMEL Corporation]
Atmel, Corp.
|
| Part No. |
U6808B-MFPG3Y U6808B-MFPY U6808B_05 U6808B U6808B05
|
| OCR Text |
...DI detected by a slope detector resets the binary counter and clocks the up/down counter additionally. The latter one counts only from 0 to 3 or reverse. Each correct trigger increments the up/down counter by 1, each wrong trigger decrement... |
| Description |
Specia Fail-safe IC 2-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8
|
| File Size |
190.70K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
MT9046
|
| OCR Text |
...put). A logic low at this input resets the MT9046. To ensure proper operation, the device must be reset after reference signal frequency changes and power-up. The RST pin should be held low for a minimum of 300ns. While the RST pin is low, ... |
| Description |
T1/E1 System Synchronizer with Holdover
|
| File Size |
430.33K /
34 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
MT9042C
|
| OCR Text |
...put). A logic low at this input resets the Time Interval Error (TIE) correction circuit resulting in a re-alignment of input phase with output phase as shown in Figure 19. The TRST pin should be held low for a minimum of 300ns. Secondary Re... |
| Description |
Multitrunk System Synchronizer
|
| File Size |
533.79K /
28 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
