| |
|
 |
Integrated Device Technology, Inc.
ICS
|
| Part No. |
ICS93705 ICS93705YFLF-T ICS93705YF-T
|
| OCR Text |
...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes.... |
| Description |
93705 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 10 INVERTED OUTPUT(S), PDSO48 0.300 INCH, MO-118, SSOP-48
93705 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 10 INVERTED OUTPUT(S), PDSO48 0.300 INCH, LEAD FREE, MO-118, SSOP-48
Clock Buffer
|
| File Size |
97.64K /
8 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
ICS
|
| Part No. |
ICS93718
|
| OCR Text |
...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes.... |
| Description |
Clock Buffer
|
| File Size |
128.98K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS9148-08
|
| OCR Text |
... it does not meet the Intel SMB piix4 protocol.
Clock Generator Address (7 bits)
A(6:0) & R/W# D3(H)
C. D. E. F.
ACK
Byte 0
ACK
Byte 1
ACK
Byte 0, 1, 2, etc in sequence until STOP.
The data transfer rate supported ... |
| Description |
Single Chip, Aladdin IV Clock with up to 83.3MHz
From old datasheet system
|
| File Size |
581.27K /
14 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICST[Integrated Circuit Systems]
|
| Part No. |
ICS9148-75 ICS9148F-PPP-T ICS9148F-75-T AV9148F-75-T
|
| OCR Text |
...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes.... |
| Description |
Frequency generator and integrated buffers for mother board
Single Chip, 100MHz Aladdin V System Clock with Overclocking
From old datasheet system
Frequency Generator & Integrated Buffers for Mother Boards
|
| File Size |
640.01K /
17 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Circuit Systems Inc
|
| Part No. |
ICS9148F-36
|
| OCR Text |
...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes.... |
| Description |
CPU SYSTEM CLOCK GENERATOR,CMOS,SSOP,48PIN,PLASTIC
From old datasheet system
|
| File Size |
576.80K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS9179-06
|
| OCR Text |
...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes.... |
| Description |
Clock Buffer
From old datasheet system
|
| File Size |
242.12K /
8 Page |
View
it Online |
Download Datasheet |
| |
|
|
Integrated Device Technology, Inc.
ICS
|
| Part No. |
ICS9179-12 ICS9179YF-12-T ICS9179YM-12-T ICS9179YM-12LF-T
|
| OCR Text |
...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes.... |
| Description |
9179 SERIES, LOW SKEW CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 ROHS COMPLIANT, SOIC-28
9179 SERIES, LOW SKEW CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 SOIC-28
9179 SERIES, LOW SKEW CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO28 SSOP-28
From old datasheet system
Clock Buffer
|
| File Size |
220.61K /
9 Page |
View
it Online |
Download Datasheet |
| |
|
|
ICS
|
| Part No. |
ICS9179-16
|
| OCR Text |
...n. Read-Back will support Intel piix4 "Block-Read" protocol. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode) The input is operating at 3.3V logic levels. The data byte format is 8 bit bytes.... |
| Description |
Clock Buffer
From old datasheet system
|
| File Size |
386.32K /
8 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
