| |
|
 |
Analog Devices, Inc.
|
| Part No. |
AD9883/PCB AD9883KST-110
|
| OCR Text |
...he absence of HSYNC. A sampling phase adjustment is provided. Data, HSYNC and Clock output phase relationships are maintained. The AD9883 al...Aligned with DATACK) VSYNC Output Clock (phase-aligned with DATACK) Sync on Green Slicer Output Inte... |
| Description |
110 MSPS Analog Interface for Flat Panel Displays
|
| File Size |
172.31K /
24 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
TRIQUINT[TriQuint Semiconductor]
|
| Part No. |
TQ1090
|
| OCR Text |
...
GND
5
TEST 12 VDD 13
Phase Detector VCO
4 VDD 3 2
Q10 Q9
11-Output Configurable Clock Buffer
Features
Q0
14
GN...aligned) Rise-fall, fall-rise Duty-cycle Variation Period-to-Period Jitter Random Jitter Synchroniza... |
| Description |
11-Output Configurable Clock Buffer
|
| File Size |
246.85K /
10 Page |
View
it Online |
Download Datasheet |
| |
|
|
Toshiba Corporation
|
| Part No. |
TB6588FGOELJU
|
| OCR Text |
Phase Full-Wave PWM Driver for Sensorless DC Motors
The TB6588FG is a three-phase full-wave PWM driver for sensorless brushless DC (BLDC) m...aligned to a known position in DC excitation mode. Then the forced commutation signal is generated t... |
| Description |
|
| File Size |
278.27K /
20 Page |
View
it Online |
Download Datasheet |
| |
|
|
AMCC
|
| Part No. |
S4405
|
| OCR Text |
...t up to 160 mhz ? 21 selectable phase/frequency relationships for the clock outputs ? compensates for clock skew by allowing output delay ad...aligned to the reference clock, fout1 will lead the reference clock by a minimum phase delay, fout2 ... |
| Description |
Bicmos PLL Clock Generators
|
| File Size |
135.32K /
9 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
