| |
|
 |
PHILIPS[Philips Semiconductors]
NXP Semiconductors N.V.
|
| Part No. |
SCN2661 SCN2661AC1A28 SCN2661AC1N28 SCN2661BA1F28 SCN2661BC1A28 SCN2661BC1F28 SCN2661BC1N28 SCN2661CA1F28 SCN2661CC1A28 SCN2661CC1F28 SCN2661CC1N28 SCN68661 SCN2661BC1A28-T
|
| OCR Text |
...- -- -0.19 -0.26 -- -- -- -- -- divisor 6752 6144 4096 2793 2284 2048 1024 512 256 171 154 128 64 32 16 8 BAUD RATE 50 75 110 134.5 150 200 300 600 1050 1200 1800 2000 2400 4800 9600 19200 divisor 6144 4096 2793 2284 2048 1536 1024 512 292 ... |
| Description |
(SCN2661 / SCN68661) Enhanced programmable communications interface EPCI
Enhanced programmable communications interface EPCI 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC28
Enhanced programmable communications interface EPCI 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP28
SM Series Subminiature Basic Switch, Single Pole Double Throw (SPDT), 250 Vac, 5 A, Pin Plunger Actuator, Solder Termination 1 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, CDIP28
|
| File Size |
123.07K /
19 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress
|
| Part No. |
ICD2061A
|
| OCR Text |
...ogic Block Diagram
Powerdown divisor
MCLKOUT f(REF) XTALIN XTALOUT Reference Frequency VCLK PLL VCLKOUT 2:1 Mux MCLK PLL 2:1 Mux
(Typically 14.31818 MHz Xtal) FEATCLK
PWRDWN INTCLK S0/CLK S1/DATA Decode Logic 6 5 Serial Program ... |
| Description |
Dual Programmable Graphics Clock Generator
From old datasheet system
|
| File Size |
196.53K /
15 Page |
View
it Online |
Download Datasheet |
| |
|
|
Sanyo Electric Co.,Ltd.
Sanyo Semiconductor Corp
SANYO[Sanyo Semicon Device]
|
| Part No. |
LC7218M LC7218 LC7218JM
|
| OCR Text |
...swallow counter. * Although the divisor setting is in the range 256 to 65,536, the actual divisor will be twice the set value due to the presence of the internal divide-by-two prescaler. * AMIN is selected when DV in the serial input data i... |
| Description |
From old datasheet system
Analog IC - Datasheet Reference
CMOS LSI
PLL Frequency Synthesizer for Electronic Tuning in AV Systems
|
| File Size |
262.29K /
16 Page |
View
it Online |
Download Datasheet |
| |
|
|
Zarlink
|
| Part No. |
SP5024
|
| OCR Text |
...der with the required 14/15 bit divisor word. The output of this divider, FPD, is fed to the phase comparator where it is compared in phase and frequency domain to the internally generated comparison frequency, FCOMP. The FCOMP is obtained ... |
| Description |
3-Wire Bus Controlled Synthesiser
|
| File Size |
172.93K /
7 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
