| |
|
 |
Motorola
|
| Part No. |
MPC7457ED MPC7457EC
|
| OCR Text |
...128-entry (32-set, four-way set-associative) branch target instruction cache (BTIC), a cache of branch instructions that have been encountered in branch/loop code sequences. If a target instruction is in the BTIC, it is fetched into the ins... |
| Description |
RISC Microprocessor Hardware Specifications
|
| File Size |
965.05K /
60 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Motorola
|
| Part No. |
MPC755ED MPC755EC
|
| OCR Text |
...ction -- 64-entry, four-way set-associative branch target instruction cache (BTIC) for eliminating branch delay slots
This section summarizes features of the MPC755 implementation of the PowerPC architecture. Major features of the MPC755... |
| Description |
RISC Microprocessor Hardware Specifications
|
| File Size |
1,046.59K /
52 Page |
View
it Online |
Download Datasheet |
| |
|
|
LSI Corporation
|
| Part No. |
MR4010
|
| OCR Text |
... C direct-mapped or two-way set-associative icache and dcache C 1-kbyte, 2-kbyte, 4-kbyte, or 8-kbyte cache sets; organized as either direct-mapped (single set) cache with maximum cache size of 8 kbytes, or as two-way set-associative cache ... |
| Description |
Superscalar Microprocessor(超级标量微处理器)
Superscalar Microprocessor(瓒?骇???寰?????)
|
| File Size |
351.78K /
104 Page |
View
it Online |
Download Datasheet |
| |
|
|
TOSHIBA
|
| Part No. |
TMPR9956CXBG
|
| OCR Text |
... tx99/h4 core 4way set associative 32k byte instruction cache integer execution unit 32 x 64 gpr pipeline control a instruction decode pi p eline queue inst. dis p atch tx9956c-533/600 debug support unit (ejtag) 32 x 64 ... |
| Description |
TX99 64-Bit Superscalar TX SystemRISC Series
|
| File Size |
142.02K /
23 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
