| |
|
 |
Galvantech
|
| Part No. |
GVT7164D32 7164D32S
|
| OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ... |
| Description |
64K X 32 SYNCHRONOUS BURST SRAM
From old datasheet system
|
| File Size |
94.08K /
14 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Galvantech
|
| Part No. |
GVT7164D36 7164D36S
|
| OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2# and CE2), burst control inputs (ADSC#, ... |
| Description |
64K X 36 SYNCHRONOUS BURST SRAM
From old datasheet system
|
| File Size |
86.98K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT7164D64 7164D64S
|
| OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable (CE#), depth-expansion chip enables (CE2#, CE3#, CE2 and CE3), burst control inpu... |
| Description |
64K X 64 SYNCHRONOUS BURST SRAM
From old datasheet system
|
| File Size |
145.81K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
Galvantech
|
| Part No. |
GVT7164T18 7164T18S
|
| OCR Text |
...isters controlled by a positive-edgetriggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, depth-expansion chip enables (CE# and CE1), write enable (WE#), and data input enable (DEN#). Asynchronous input... |
| Description |
64K X 18 SYNCHRONOUS TAG SRAM
From old datasheet system
|
| File Size |
130.59K /
13 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT74LVCH574A 74LVCH574A_DS_76436
|
| OCR Text |
edgetriggered D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O AND BUS-HOLD
* 0.5 MICRON CMOS Technology * ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) * VCC = 3.3V 0.3V, Normal Range *... |
| Description |
3.3V CMOS OCTAL edgetriggered D-TYPE FLIP-FLOP
From old datasheet system
|
| File Size |
60.73K /
6 Page |
View
it Online |
Download Datasheet |
| |
|
|
IDT
|
| Part No. |
IDT74AUC16374 74AUC16374_DATASHEET
|
| OCR Text |
edgetriggered D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
FEATURES: DESCRIPTION:
IDT74AUC16374 ADVANCE INFORMATION
* ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0) * 1.8V Optimized * 0.8V to 2.7V Op... |
| Description |
1.8V CMOS 16-BIT edgetriggered D-TYPE FLIP-FLOP
From old datasheet system
|
| File Size |
89.65K /
8 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
