| |
|
 |
Integrated Device Techn...
|
| Part No. |
IDT70V7399S133DDI
|
| OCR Text |
... 18 synchronous bank-switchable dual-ported sram architecture C 64 independent 2k x 18 banks C 2 megabits of memory on chip u bank access controlled via bank address pins u high-speed data access C commercial: 3.4ns (200mhz)/3.6ns (166mhz)/... |
| Description |
HIGH-SPEED 3.3V 128K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
|
| File Size |
491.71K /
22 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
ELPIDA MEMORY INC
|
| Part No. |
MC-45V16AB642KF-A75
|
| OCR Text |
...ed to a positive clock edge ? dual internal banks controlled by ba0 (bank select) ? wrap sequence (interleave) ? burst length (4) ? read latency (2) ? prefetch read latency (4) ? auto precharge and without auto precharge ? aut... |
| Description |
16M X 64 SYNCHRONOUS DRAM MODULE, 5.4 ns, DMA168
|
| File Size |
177.86K /
16 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
FUJITSU LTD
|
| Part No. |
MB84VFAF5F5J1-70PBS
|
| OCR Text |
...taneous read/write operations (dual bank) flexbank tm bank a: 12 mbit (ce0 f: 8 kb 8 and 64 kb 23) bank b: 36 mbit (ce0 f: 64 kb 72) bank c: 36 mbit (ce0 f: 64 kb 32, ce1: 64kb 40 ) bank d: 12 mbit (ce1 f 8 kb 8 and 64 kb 23... |
| Description |
SPECIALTY MEMORY CIRCUIT, PBGA115
|
| File Size |
499.31K /
89 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
IBM Microeletronics
|
| Part No. |
IBM03164B9C IBM0316809C
|
| OCR Text |
...ronous to positive clock edge ? dual banks controlled by a11 (bank select) ? programmable cas latency: 1,2,3 ? programmable burst length: 1,2,4,8,full-page ? programmable wrap sequence: sequential or interleave ? multiple burst read with si... |
| Description |
16Mb Synchronous DRAM(16M位同步动态RAM) 16MbMbit x 8 I/O x 2 Bank)Synchronous DRAM(16M位(1Mx 8 I/O x 2 组)同步动态RAM)
|
| File Size |
1,551.23K /
120 Page |
View
it Online |
Download Datasheet
|
| |
|
 |
MOTOROLA INC
|
| Part No. |
MPC875ZT66
|
| OCR Text |
...l serial channels ? 8-kbytes of dual-port ram ? several serial dma (sdma) channels to support the cpm ? three parallel i/o registers with open-drain capability on-chip 16 16 multiply accumulate controller (mac) ? one operation per clock... |
| Description |
32-BIT, 66.67 MHz, RISC PROCESSOR, PBGA256
|
| File Size |
912.55K /
84 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|