| |
|
 |
Qimonda
|
| Part No. |
HYB25DC512160B
|
| OCR Text |
...ong with data, for use in data capt ure at the receiver. dqs is a strobe transmitted by the ddr sdram during reads and by th e memory controller during wr ites. dqs is edge-aligned with data for reads and center-aligned with data for write... |
| Description |
512-Mbit Double-Data-Rate SDRAM
|
| File Size |
1,168.00K /
35 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
Cypress Semiconductor Corp.
Cypress Semiconductor, Corp.
|
| Part No. |
CYV15G0104TRB-BGXC
|
| OCR Text |
...uts . txdb[9:0] data inputs are capt ured on the rising edge of the transmit interface clock. the transmit interf ace clock is selected by the txckselb latch via the device configuration interface. txerrb lvttl output, synchronous to refc... |
| Description |
Independent Clock HOTLink IISerializer and Reclocking Deserializer SPECIALTY TELECOM CIRCUIT, PBGA256
|
| File Size |
365.64K /
28 Page |
View
it Online |
Download Datasheet |
| |
|
|
Renesas
|
| Part No. |
R5F52205BDFM R5F52206BDFL R5F52203BDFP
|
| OCR Text |
...tion timers ? 16-bit mtu: input capt ure, output capture, complementary pwm output, phase counting mode (six channels) ? 8-bit tmr (four channels) ? 16-bit compare-match timers (four channels) 12-bit a/d converter ? capable of conversion... |
| Description |
32-MHz 32-bit RX MCUs
|
| File Size |
549.96K /
50 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
