| |
|
 |
QUICKLOGIC CORP
|
| Part No. |
QL5130-33APQ208C
|
| OCR Text |
... write data. duri ng all target accesses, the address is presented on usr_addr_wrdata[ 31:0] at the same time usr_adr_valid is active. during target write transactions, this port also presents valid write data to the pci configuration s... |
| Description |
PCI BUS CONTROLLER, PQFP208
|
| File Size |
223.64K /
26 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
E2V TECHNOLOGIES PLC
|
| Part No. |
PCX107AMZFU100LC
|
| OCR Text |
...buffering for pci and processor accesses ? supports normal parity, read-modify-write (rmw), or ecc ? data-path buffering between memory interface and processor ? low-voltage ttl logic (lvttl) interfaces ? port x: 8-, 32-, or 64-bit general-... |
| Description |
MULTIFUNCTION PERIPHERAL, PBGA503
|
| File Size |
535.49K /
47 Page |
View
it Online |
Download Datasheet |
| |
|
|
PROMOS TECHNOLOGIES INC
|
| Part No. |
V59C1256804QALP19E V59C1256808QALP19E V59C1G01164QALF37E
|
| OCR Text |
...ic functionality read and write accesses to the ddr2 sdram are burst oriented; accesses start at a selected location and continue for a burst length of four or eight in a programmed sequence. accesses begin with the registration of an acti... |
| Description |
32M X 8 DDR DRAM, BGA68
64M X 16 DDR DRAM, BGA92
|
| File Size |
1,035.33K /
79 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEL CORP
|
| Part No. |
BN80C31BH
|
| OCR Text |
...der address and data bus during accesses to external memory. in this application it uses strong internal pullups when emit- ting 1s. port 0 also receives the code bytes during eprom programming, and outputs the code bytes during program ver... |
| Description |
8-BIT, 12 MHz, MICROCONTROLLER, PQCC44
|
| File Size |
821.56K /
16 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
