|
|
 |
飞思卡尔半导体(中国)有限公司
|
Part No. |
MCF5270
|
OCR Text |
...eim) xx 4-channel direct-memory access (dma) xx sdram controller xx fast ethernet controller (fec) xx hardware encryption ?x watchdog timer ...edge port sdramc chip ebi selects (to/from padi) (to/from fast controller (fec) fec t n in t n out u... |
Description |
32-bit Embedded Controller Division 32位嵌入式控制器部
|
File Size |
1,096.39K /
56 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Integrated Silicon Solution, Inc.
|
Part No. |
IC41LV16100A-50T
|
OCR Text |
...tended data-out (edo) page mode access cycle ? ttl compatible inputs and outputs; tristate i/o ? refresh interval: 1,024 cycles /16 ms ? ref...edge of cas or oe , whichever occurs last, while holding we high. the column address must be he... |
Description |
1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE 100万166兆)动态与江户页面模式内存
|
File Size |
232.70K /
21 Page |
View
it Online |
Download Datasheet
|
|
|
 |
Omron Electronics, LLC
|
Part No. |
HYM71V32S755AT4M
|
OCR Text |
...ns 10ns 10ns 80h a0h a0h byte10 access time from clock @/cas latency=3 6ns 6ns 6ns 60h 60h 60h byte11 dimm configuration type ecc 02h byte12...edge rate, from 0.8v to 2.0v if tr > 1ns, then (tr/2-0. 5)ns should be added to the parameter par... |
Description |
32Mx72|3.3V|P/S|x18|SDR SDRAM - Registered DIMM 256MB 32Mx72 | 3.3 | | x18 | SDRAM的特别提款权-注册256MB的内
|
File Size |
246.10K /
14 Page |
View
it Online |
Download Datasheet
|
|
|
 |
|
Part No. |
K7D161888B-HC330 K7D161888B-HC250 K7D161888B-HC300
|
OCR Text |
...are representive of data output access time for all sdr and ddr operations. the chip is operated with a single +1.8v power supply and is co...edge of k clock and then the internal arr ay is read between first and second rising edges of k cloc... |
Description |
1M X 18 DDR SRAM, 0.2 ns, PBGA153
|
File Size |
377.60K /
16 Page |
View
it Online |
Download Datasheet
|
|

Price and Availability
|