gen1 2 3 pdf Datasheet P6 Full Text Search --- IC-ON-LINE


	Part Number	Hot Search : 104PLM05 ICH8500 2SA1392 HTV546 500PW PIC24HJ 1M350A SIL05
	Product Description
	Full Text Search

gen1 2 3 Datasheet PDF File

For gen1 2 3 Found Datasheets File :: 275 Search Time::3.75ms
Page :: | 1 | 2 | 3 | 4 | 5 | <6> | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |

				Xilinx, Inc
Part No.	XC6VLX240T-1FFG1156C XC6VLX7511
OCR Text	...press base specification 2.0 ? gen1 (2.5 gb/s) and gen2 (5 gb/s) support with gtx transceivers ? endpoint and root port capable ? x1, x2, x4, or x8 lane support per block ? gtx transceivers: up to 6.6 gb/s ? data rates below 480 mb/s supp...
Description	Virtex-6 Family Overview
File Size	301.28K / 11 Page	View it Online	Download Datasheet

				Integrated Device Technology, Inc.
Part No.	9FG1200DG-1LF 9FG1200DG-1LFT 9FG1200YG-1LF-T 9FG1200DF-1LF 9FG1200DF-1LFT ICS9FG1200D-1
OCR Text	gen1, gen2 & fbd 1138c 02/08/10 frequency gearing clock for cpu, pcie gen1, gen2 & fbd datasheet 1 description ics9fg1200d-1 follows th...2 channels of 4 fbdimms (total of 8 fbdimms) power up default is all outputs in 1:1 mode dif_(9:...
Description	Frequency Gearing Clock for CPU, PCIe gen1, Gen2 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 6.10 MM, 0.50 MM PITCH, ROHS COMPLIANT, MO-153, TSSOP-56
File Size	288.56K / 23 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	9FG1901HKLF 9FG1901HKLFT
OCR Text	gen1 & fbd 1386a - 02/02/10 frequency gearing clock for cpu, pci e gen1 & fbd da t asheet 1 ? description the 9fg1901h follows the in...2 oe_17_18# gear shift logic spread compatible pll gear shift logic idt tm frequency gearing c...
Description	Frequency Gearing Clock for CPU, PCIe gen1 & FBD
File Size	191.35K / 18 Page	View it Online	Download Datasheet

				Pericom Semiconductor, Corp.
Part No.	PI3PCIE2612-AZFE PI3PCIE2612-AZFEX
OCR Text	...tion routing dp and pciexpress gen1 or gen2 signals with low signal attenuation. block diagram pin diagram (top-side view) pi3pcie2612-a high bandwidth, 6-differential channel 1:2 dp/pcie gen2 display mux, atx pinout truth table (sel cont...
Description	3PCIE SERIES, QUAD 1 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, QCC56 GREEN, MO-220, TQFN-56 MULTIPLEXER, QCC56 GREEN, MO-220, TQFN-56
File Size	624.85K / 18 Page	View it Online	Download Datasheet

				Pericom Technology (Shanghai) CO., Ltd. Pericom Semiconductor, Corp.
Part No.	PI3PCIE2612-BZFEX
OCR Text	...tion routing dp and pciexpress gen1 or gen2 signals with low signal attenuation. block diagram pin diagram (top-side view) pi3pcie2612-b high bandwidth, 6-differential channel 1:2 dp/pcie gen2 display mux, btx pinout truth table (sel cont...
Description	MULTIPLEXER, QCC56 GREEN, MO-220, TQFN-56 3PCIE SERIES, QUAD 1 LINE TO 1 LINE MULTIPLEXER, COMPLEMENTARY OUTPUT, QCC56 GREEN, MO-220, TQFN-56
File Size	704.27K / 18 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	ICS9DB803DI ICS9DB803DFILFT ICS9DB803DGILFT
OCR Text	...ypass mode phase jitter: pcie gen1 < 86ps peak to peak phase jitter: pcie gen2 < 3.1ps rms 48-pin ssop/tssop package available in ro...2 ics9db803di rev a 06/18/08 ics9db803di eight output differential buffer for pcie for gen 2 ...
Description	Eight Output Differential Buffer for PCIe Gen 2
File Size	250.48K / 21 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	ICS9ERS3165 9ERS3165BKILF 9ERS3165BGILF 9ERS3165BGILFT 9ERS3165BKILFT
OCR Text	...s. muxed src outputs meet pciex gen1 specification, except src1. ? meets pciex <85ps cycle-tocycle jitter for src[11:1] ? single-ended progr...2 63 sdata pci1/cr#_b 3 62 ref/fslc/test_sel pci2/tme 4 61 vddref pci3 5 60 x1 pci4/27_sel 6 59 x2 p...
Description	Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock
File Size	426.11K / 27 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	9DB106BFILF 9DB106BFILFT 9DB106BFLF 9DB106BGILFT 9DB106BGLF 9DB106BFLFT 9DB106BGLFT
OCR Text	...zero-delay buffer supports pcie gen1 and gen2 cloc king requirements . the 9db106 is dr iv en b y a diff erential src output pair from an...2 clock request (clkreq#) pins make the 9db106 suitable for express card applications. 6 - 0.7v c...
Description	Six Output Differential Buffer for PCIe Gen 2
File Size	190.40K / 14 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	9DB403DGILF 9DB403DGLF 9DB403DGLFT 9DB403DGILFT ICS9DB403D 9DB403DFILFT 9DB403DFLF 9DB403DFLFT
OCR Text	...skew: 50ps phase jitter: pcie gen1 < 86ps peak to peak phase jitter: pcie gen2 < 3.0/3.1ps rms 28-pin ssop/tssop pacakge available i...2,1) control logic bypass#/pll s data sclk pd spread compatible pll 4 iref oe(6,5,2,1) 4 m u x -...
Description	Four Output Differential Buffer for PCIe Gen 1 and Gen 2
File Size	274.09K / 19 Page	View it Online	Download Datasheet

				Integrated Device Technology
Part No.	ICS9DB10210 9DB102BFILF 9DB102BFILFT 9DB102BFLF 9DB102BFLFT 9DB102BGILF 9DB102BGILFT 9DB102BGLF 9DB102BGLFT
OCR Text	gen1 & gen2? 852 rev k 04/01/10 t wo output differential buffer for pcie gen1 & gen2 da t asheet 1 spread com pa tible pll ...2 - 0.7v current mode diff erential output pairs (hcsl) functional bloc k dia gram ke y specificatio...
Description	Two Output Differential Buffer for PCIe gen1 & Gen2
File Size	184.28K / 13 Page	View it Online	Download Datasheet

For gen1 2 3 Found Datasheets File :: 275 Search Time::3.75ms
Page :: | 1 | 2 | 3 | 4 | 5 | <6> | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |