| |
|
 |
IDT
|
| Part No. |
IDT5T93GL16
|
| OCR Text |
... clock input. a [1:2] is the "true" side of the differential clock input. a [1:2] i adjustable (1,4) complementary clock inputs. a [ 1:2] is the complementary side of a [1:2]. for lvttl single-ended operation, a [ 1:2] should be s... |
| Description |
2.5V LVDS 1:16 Glitchless Clock Buffer Terabuffer II
|
| File Size |
122.49K /
16 Page |
 View
it Online |
Download Datasheet
|
| |
|
|
XILINX INC
|
| Part No. |
XC2V3000-6FF1517C
|
| OCR Text |
...? memory hierarchy - 3.5 mb of true dual-port ? ram in 18-kbit block selectram resources - up to 1.9 mb of distributed selectram resour...differential standards - programmable sink current (2 ma to 24 ma) per i/o -xcite ? digital contro... |
| Description |
FPGA, 3584 CLBS, 3000000 GATES, PBGA1517
|
| File Size |
685.20K /
70 Page |
View
it Online |
Download Datasheet |
| |
|
|
INTEGRATED DEVICE TECHNOLOGY INC
|
| Part No. |
9ERS3165BKILF
|
| OCR Text |
...r supply 13 dot96t/srct_lr0 out true clock of src or dot96. the power-up default function depends on 27_select,1= src0, 0=dot96 14 dot96c/s...differential src1 or lcd clock pair / single ended 3.3v peripheral clock output. the default outpu... |
| Description |
400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO64
|
| File Size |
321.47K /
26 Page |
View
it Online |
Download Datasheet |
| |
|
|
|
| Part No. |
AGL125V2-CSG196I AGL015V2-QN68I
|
| OCR Text |
...stem gates ? up to 144 kbits of true dual-port sram ? up to 300 user i/os reprogrammable flash technology ? 130-nm, 7-layer metal, flash-bas...differential i/o standards: lvpecl, lvds, b-lvds, and m- lvds (agl250 and above) ? wide range power ... |
| Description |
FPGA, 3072 CLBS, 125000 GATES, 108 MHz, PBGA196
FPGA, 384 CLBS, 15000 GATES, QCC68
|
| File Size |
6,928.79K /
234 Page |
View
it Online |
Download Datasheet |
| |
|
|
FAIRCHILD SEMICONDUCTOR CORP
|
| Part No. |
FIN1101K8
|
| OCR Text |
...red specifications: 1. when the true and complement lvds outputs (having a 100 ? connected between outputs) are connected to 3.75k ? resis...differential receiver voltage definitions and propagation i and transition time test circuit
prel... |
| Description |
LINE TRANSCEIVER, PDSO8
|
| File Size |
404.09K /
7 Page |
View
it Online |
Download Datasheet |
|
Price and Availability
|
